

# Z86E18/U18

## 1.5 MBPS USB DEVICE CONTROLLER FOR KEYBOARDS AND HID-CLASS PERIPHERALS

### FEATURES

Device	ROM (KB)	RAM (Bytes)	I/O Lines	Speed (MHz)
Z86E18 (OTP)	4	188	31	6
Z86U18 (ROM)	4	188	31	6

- USB Serial Interface Engine, Transceiver, and MCU Intergrated for USB Function Controller
- +4.0V to +5.5V Operating Range
- Low Power Consumption: 60 mW @ 6 MHz
- Digital Inputs CMOS Levels with Internal Pull-Up Resistors
- Four Direct Connect LED Drive Ports
- Conforms to both the USB and HID Specifications (Versions 1.0)

- Power-On Reset (POR), Hardware Watch-Dog Timer (WDT)
- Intergrated USB Transceiver @ 1.5 Mb/sec
- For Use In A Variety of Applications Including Keyboards and Game Controllers
- Programmable 8-Bit Counter/Timer, with 6-Bit Programmable Prescaler
- Five Vectored, Priority Interrupts from Five Different Sources
- On-Chip Oscillator, Which accepts a Ceramic Resonator or External Clock Drive (all clock speeds @ 6 MHz)
- Low System EMI Emission
- HALT/STOP Modes

### GENERAL DESCRIPTION

The Z86E18/U18 USB Controller is a member of the Z8<sup>®</sup> MCU family optimized for Keyboard and other USB HID (Human Interface Device) class peripherals. The Z86E18/U18 is available in 40-Pin DIP, 44-Pin PLCC and QFP, and 28-Pin SOIC packages. The Z86U18 is characterized by a flexible I/O scheme, an efficient register architecture, and a number of ancillary features including a dedicated USB interface (transceiver and SIE).

For applications demanding powerful I/O capabilities, the Z86E18/U18 (40- and 44-pin versions) provides 31 pins dedicated to application input and output. These lines are grouped into four ports, each port consists of eight lines and are configurable under software control to provide timing, status signals, and serial or parallel I/O ports. It also has 2 pins to connect directly to the USB cable.

To unburden the system from coping with real-time tasks, such as counting/timing and I/O data communications, the

Z86E18/U18 offers an on-chip counter/timer with a large number of user-selectable modes.

The Z86E18/U18 achieves low EMI by means of several circuit implementations in the output drivers and clock circuitry of the device.


With fast execution, efficient use of memory, sophisticated interrupt, input/output bit-manipulation capabilities, and easy hardware/software, along with low cost and low power consumption, the Z86U18 meets the requirements of a variety of sophisticated applications (Figure 1: Functional Block Diagram)

**Note:** All signals with an overline, “ $\bar{\phantom{x}}$ ”, are active Low. For example,  $\overline{B/W}$  (WORD is active Low);  $\overline{B/W}$  (BYTE is active Low, only).

**GENERAL DESCRIPTION** (Continued)

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>CC</sub>	V <sub>DD</sub>
Ground	GND	V <sub>SS</sub>



**Figure 1. Z86U18 Functional Block Diagram**

## USB GENERAL DESCRIPTION

The USB portion of the chip is divided into two areas, the transceiver and the Serial Interface Engine (SIE). The transceiver handles incoming differential signals and “single ended zero” (SE0). It also converts output data in digital form to differential drive at the proper levels.

The output drivers have a slew-rate control to maintain the 75–300 ns matched transition times required by the USB specification.

The USB transceiver contains a voltage regulator to provide the output level for the data levels out of the chip.

The USB SIE handles main endpoints. All communications are at the 1.5 Mb/sec HID Class data rate.

## PIN IDENTIFICATION






Figure 2. 40-Pin DIP Pin Configuration

**PIN IDENTIFICATION (Continued)**



Pin assignments to be determined.

**Figure 3. 44-Pin PLCC and QFP Pin Assignments**



**Figure 4. 28-pin SOIC Assignments**

To be determined. Currently under design review.

**ABSOLUTE MAXIMUM RATINGS**


Symbol	Description	Min	Max	Units
$V_{CC}$	Supply Voltage*	-0.3	+7.0	V
$T_{STG}$	Storage Temp	-65	+150	°C
$T_A$	Oper Ambient Temp	0	+105	°C

**Note:** \* Voltage on all pins with respect to GND.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**STANDARD TEST CONDITIONS**

The characteristics listed here apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 5).



**Figure 5. Test Load Diagram**

## CAPACITANCE

$T_A = 25^\circ\text{C}$ ;  $V_{CC} = \text{GND} = 0\text{V}$ ;  $f = 1.0 \text{ MHz}$ ; unmeasured pins returned to GND.

Parameter	Max
Input Capacitance	12 pF
Output Capacitance	12 pF
I/O Capacitance	12 pF

## DC CHARACTERISTICS

$V_{CC} = 4.0\text{V to } 5.5\text{V @ } 0^\circ\text{C to } +70^\circ\text{C}$


Sym	Parameter	Min	Max	Unit	Condition
$V_{CH}$	Clock Input High Voltage	$0.7 V_{CC}$	$V_{CC} + 0.3\text{V}$	V	Driven by External Clock Generator
$V_{CL}$	Clock Input Low Voltage	$\text{GND} - 0.3$	$0.2 V_{CC}$	V	Driven by External Clock Generator
$V_{IH}$	Input High Voltage	$0.7 V_{CC}$	$V_{CC} + 0.3$	V	
$V_{IL}$	Input Low Voltage	$\text{GND} - 0.3$	$0.2 V_{CC}$	V	
$V_{OH}$	Output High Voltage	$V_{CC} - 0.4$		V	$I_{OH} = -2.0 \text{ mA}$
$V_{OH}$	Output High Voltage	$V_{CC} - 0.6$		V	$I_{OH} = -2.0 \text{ mA}$ (see note 1 below.)
$V_{OL}$	Output Low Voltage		.4	V	$I_{OL} = 4 \text{ mA}$
$V_{OL}$	Output Low Voltage		.8	V	$I_{OL} = 4 \text{ mA}$ (see note 1 below.)
$I_{OL}$	Output Low	10	20	mA	$V_{OL} = V_{CC} - 2.2 \text{ V}$ (see note 1 below.)
$I_{OL}$	Output Leakage	-1	1	$\mu\text{A}$	$V_{IN} = 0\text{V}, 5.25\text{V}$
$I_{CC}$	$V_{CC}$ Supply Current		12	mA	@ 6.0 MHz
$I_{CC1}$	Halt Mode Current		TBD	mA	@ 6.0 MHz
$I_{CC2}$	Stop Mode Current		10	$\mu\text{A}$	
$R_p$	Pull Up Resistor	6.76	14.04	K ohm	
$R_p$	Pull Up Resistor (P26–P25)	1.8	3	K ohm	
$V_{USB}$	Voltage Regulator Output	3.0	3.6	V	
D+,D-	Differential Signaling	D- > D+	D+ > D-	mV	@ > 200 mV Difference (see note 2 below)

### Notes:

1. Ports P37–P34. These may be used for LEDs or as general-purpose outputs requiring high sink current.
2. Except for SE0 for EOP and RESET (See 7.1.4 of USB Specification).

**AC ELECTRICAL CHARACTERISTICS**

## Additional Timing Diagram

**Figure 6. Additional Timing**

## AC ELECTRICAL CHARACTERISTICS

### Additional Timing Table

No	Symbol	Parameter	T <sub>A</sub> =0°C to +70°C		Units	Notes
			Min	Max		
1	TpC	Input Clock Period	150	250	ns	1
2	TrC,TfC	Clock Input Rise & Fall Times		25	ns	1
3	TwC	Input Clock Width	37		ns	1
4	TwL	Int. Request Low Time	70		ns	1,2
5	TwIH	Int. Request Input High Time	3TpC			1,2
6	Tost	Oscillator Start-up Time		5TpC	ns	
7	Twsm	Stop-Mode Recovery Width Spec	5TpC		ns	
	Twdt	Watch-Dog Timer	3,0		ms	
	D+, D-	Differential Rise and Fall Times	70	300	ns	3

**Notes:**

1. Timing Reference uses 0.7 V<sub>CC</sub> for a logic 1 and 0.2 V<sub>CC</sub> for a logic 0.
2. Interrupt request through Port 3 (P33–P31)
3. See USB Specification 7.1.1.2

## PIN FUNCTIONS

**XTAL 1,2** for ceramic resonator operation (6 MHz).

**Port 0** (P07–P00) and **Port 1** (P17–P10). Port 0 and Port 1 are 8-bit weak pullup output (Figure 7)

Input Mode corresponds to Port 0 and Port 1. Port 0 is Nibble Programmable. Port 1 is Byte Programmable.

Register 248 (F8) is used for Mode Control (same as Z08615, Z86C50, etc.). Bits 0, 1 set P00–P03 Mode; bits 3, 4 set Port 1 Mode; bits 6 and 7 set P04–P07 Mode; bits 2 and 5 must be 0 (see Figure 23).





Figure 7. Port 0 and Port 1 Configuration

**PIN FUNCTIONS** (Continued)

**Port 2** (P26–P20). Port 2 is an 7-bit CMOS-compatible Port with 4-bit input, 3-bit programmable I/O (Figure 8).



P20–P24 have 10.4 K ( $\pm 35$  percent) pull-up resistors. P25 and P26 have 2.4 K ( $\pm 25$  percent) pull-up resistor.



**Figure 8. Port 2 Configuration**

**Port 3** (P37–P30). Port 3 is an 8-bit, CMOS-compatible four-fixed-input (P33–P30) and four-fixed-output (P37–P34) I/O port. Port 3 inputs have 10.4 Kohm pull-up resistors and outputs are capable of directly driving LED (Figure 9).

Port 3 is configured under software control to provide the following control functions: three external interrupt request signals (IRQ0–IRQ2).



**Figure 9. Port 3 Configuration**

## FUNCTIONAL DESCRIPTION

**Program Memory.** The 16-bit program counter addresses 4 KB of program memory space at internal locations (Figure 10).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations have five 16-bit vectors that correspond to the six available interrupts.

Byte 12 to byte 4095 consists of on-chip, mask programmed ROM. Addresses 4096 and greater are reserved. The 4 KB program memory is mask programmable.




Figure 10. Program Memory Map




Figure 11. Register Pointer Register

**Register File.** The register file consists of four I/O port registers, 188 general-purpose registers and 11 control and status registers (R3–R0, R4–191, and R255–R240, respectively). The instructions can access registers directly or indirectly through an 8-bit address field. This access allows short, 4-bit register addressing using the Register Pointer (Figure 11). In the 4-bit mode, the register file is divided into 12 working-register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group (Figure 12).

**Note:** To use the Bank Pointer: The instruction SRP 01 must be used to access the USB registers in the Expanded Register File Space. These 8 registers (as defined on pp. 22-26) are available along with those registers from 10h to BFh. Setting SRP 0 will allow access to the register locations 0 to BFh, including the I/O port registers at 0–3.




Figure 12. Register File Architecture

## FUNCTIONAL DESCRIPTION (Continued)

**Counter/Timers.** There is an 8-bit programmable counter/timer (T0) driven by its own 6-bit programmable prescaler (Figure 13).

The 6-bit prescaler can divide the input frequency of the clock source by any integer number from 1 to 64. The prescaler drives the counter, which decrements the counter value (1 to 256) on the prescaler overflow. When both the counter and prescaler reach the end of count, a timer interrupt request, IRQ4, is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counter can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode) The counter, but not the prescaler, is read at any time without disturbing its value or count mode.




Figure 13. Counter/Timers Block Diagram

**Watch-Dog Timer (WDT):** WDT is driven by the system clock. The following value applies:


$$\text{WDT} \approx 50 \text{ ms}$$

The Watch-Dog Timer can be automatically activated by power on when specified as a ROM mask-bit option.

**WDT Hot bit.** Bit 7 of the Interrupt Request register (IRQ register FAH) determines whether a hot start or cold start

occurred. A cold start is defined as reset occurring from the power-up of the Z86U18 (the default upon power-up is 0). A hot start occurs when a WDT time-out has occurred (bit 7 is set to 1). Bit 7 of the IRQ register is read-only and is automatically reset to 0 when accessed.

**WDT During HALT (D5–R250).** This bit determines whether or not the WDT is active during HALT Mode. The default is 1, and a 1 indicates active during HALT.



**Figure 14. WDT Turn-On Timing After Reset**


**FUNCTIONAL DESCRIPTION** (Continued)

**Interrupts.** The Z86E18/U18 has five different interrupts from three different groups. These interrupts are maskable and prioritized (Figure 15). The five sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, one is claimed by the counter/timer, and the other is claimed by the USB interface. The Interrupt Masked Register globally or individually enables or disables the six interrupts requests.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt request requires service.


**EMI.** Lower EMI on the Z86E18/U18 is achieved through circuit modifications. The internal divide-by-two circuit has been removed to further reduce EMI.

The Z86U18 also accepts external clock from Pin 33 (40Pin DIP). Figure 16 illustrates the basic oscillator configurations, or external clock input.



**Figure 15. Interrupt Block Diagram**

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated an interrupt request is granted. All of the subsequent interrupts are thus disabled, the Program Counter and status flags are saved, and then completes the cycle at the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.



**Figure 16. Oscillator Configuration**

**Power-On-Reset (POR).** POR timing is a function of the system clock. A timer circuit is triggered by the system oscillator and is used for the Power-On Reset (POR) timer function. The POR time allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins. POR period is defined as:

$$T_{POR}(\text{ms}) = 1024 \text{ clock} \approx 0.17 \text{ ms (when clock is 6 MHz)}$$

The POR timer circuit is a one-shot timer triggered by power fail to Power OK status. The POR time is a nominal 0.17 ms at 6 MHz. The POR time is bypassed after Stop-Mode Recovery.

**HALT.** HALT turns off the internal CPU clock, but not the oscillator. The counter/timer and external interrupts IRQ0, IRQ1, IRQ2, and IRQ3 remain active. The Z86U18 recovers by interrupts, either externally or internally.

**STOP.** This instruction turns off the internal clock and external resonator oscillation. It reduces the standby current to less than 10  $\mu\text{A}$ . The STOP Mode is terminated by a RESET, USB RESET, P20–P26, or P30–P33 (Figure 17). This termination causes the processor to restart the application program at the address 000C (HEX). In order to en-

ter STOP (or HALT) Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To flush the pipeline, the user must execute a NOP (opcode=FFH) immediately before the appropriate sleep instruction, such as:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
		or
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode



Figure 17. STOP-Mode Recovery Source

Z8 CONTROL REGISTER DIAGRAMS




Figure 18. Timer Mode Register (F1<sub>H</sub>: Read/Write)




Figure 22. Port 2 Open Drain Register (F7<sub>H</sub>: Write Only)




Figure 19. Counter/Timer 0 Register (F4<sub>H</sub>: Read/Write)




Figure 23. Port 0 and 1 Mode Register (F8<sub>H</sub>: Write Only)




Figure 20. Prescaler 0 Register (F5<sub>H</sub>: Write Only)




Figure 21. Port 2 Mode Register (F6<sub>H</sub>: Write Only)







Figure 24. Interrupt Priority Register (F9<sub>H</sub>: Write Only)




**Figure 25. Interrupt Request Register (FA<sub>H</sub>: Read/Write)**




**Figure 28. Register Pointer (FD<sub>H</sub>: Read/Write)**



**Figure 29. Stack Pointer (FF<sub>H</sub>: Read/Write)**



**Figure 26. Interrupt Mask Register (FB<sub>H</sub>: Read/Write)**



**Figure 27. Flag Register (FC<sub>H</sub>: Read/Write)**

## USB FUNCTIONAL BLOCK DESCRIPTION

The voltage regulator contained in the USB transceiver provides the output level for the data coming out of the Z86E18/U18. The voltage is brought out of the chip and connected to the D- pin through a 1.5 K resistor. The pin  $V_{USB}$  should be bypassed by a 0.1  $\mu\text{f}$  cap to ground. The output drivers maintain a matched transition time of 75–300  $\mu\text{s}$ , which fall within the current USB specification requirements.

The SIE performs all processing on incoming and outgoing data, including signal recovery timing, bit stuffing, validity checking, data sequencing, and handshaking to the host. Data flow into and out of the MCU is processed through eight registers mapped into Expanded Register File Memory at locations 0 to 7 at band 1.

The two endpoints handled by the USB SIE are (1) Control at Endpoint 0 and (2) Data into the Host from Endpoint 1. Endpoint 0 is also used for data out of the Host to the function. All communications are at the 1.5 Mb/sec HID Class

data rate. Each of these endpoints has its FIFO and controls. The SIE will process information to the functions address (assigned by the Host and validated by the  $\mu\text{C}$ ) and specific endpoint.

The eight registers handle the following: .

Register	Function
0	Functions address
1	Endpoint 0 control and status
2	Endpoint 0 number of bytes (Byte count)
3	Endpoint 0 FIFO locations
4	Endpoint 1 control and status
5	Endpoint 1 FIFO
6	Interrupt register
7	Miscellaneous registers (Interrupt masks and mode control)




Figure 30. Data To/From Z86E18/U18

## USB SUSPEND/RESUME FUNCTIONALITY

Suspend is initiated by the host only, when it stops sending start of frame signaling or start of frame keep alive pulse.

When SIE detects the absence of bus activity from the host for more than 3 milliseconds, it sets the Suspend bit in Reg7 and the Suspend Interrupt bit in Reg6 which interrupts the microcontroller. There is also an internal Suspend node that reflects the state of the Suspend bit in Reg7. This Suspend node is used to put the transceiver in Suspend mode. When the microcontroller gets the Suspend Interrupt, it stops the clock after doing any required house keeping.


Resume can be initiated by host or by the micro ( $\mu$ C). The Host initiates Resume by sending J to K transition on D+ and D- pins. Upon detecting J to K transition, the SIE makes Resume-out signal active, which is used to wake the  $\mu$ C. When the  $\mu$ C is up, it clears the suspend bit in Reg7. The  $\mu$ C can initiate Resume by writing 1 to Send Resume bit in Reg7 for longer than 10mSec. As a result, the SIE sends J to K transition on D+ and D- pins which indicates to the host the Resume state. After 10 msec, the  $\mu$ C also clears the Suspend bit in Reg7.

## USB REGISTERS

**Table 1. Address Offset  
 Located @ Bank 01 in Expanded Register Space**

Register	Address	Reset Value
Function Address	0	00
Endpoint 0 CSR	1	00
Endpoint 0 Write Count	2	00
Endpoint FIFO	3	00
IN CSR	4	20
IN FIFO	5	00
Interrupt Register	6	00
Miscellaneous Register	7	10

## USB REGISTER DESCRIPTIONS



**Figure 31. Function Address Register**

Bit	uc	SIE	Description
6:0	R/W	R	Upon receiving a SET_Address descriptor, the microcontroller writes this register with the address received from the host.




Figure 32. Endpoint 0 CS Register

Bit No	Bit Description	uc	SIE	Description
7	Serviced Setup End	W	R	The microcontroller writes a 1 to this register to clear setup end bit.
6	Serviced Outpacket Ready	W	R	The microcontroller writes a 1 to this register to clear out packet ready bit.
5	Send STALL	W	R	If the microcontroller decodes an invalid descriptor, it writes a 1 to this register before clearing out_pkt_rdy bit or when microcontroller decodes a set feature or clear feature USB command from the host.
4	Setup End	R	W	If the function receives a new setup transaction before the previous one is complete (entire length of data is transferred), this bit is set. Upon seeing this bit set, the microcontroller should abort the current set operation.
3	Data End	R/W	R/W	During the data phase of a control transfer after the microcontroller has received/sent the last data as specified in the setup phase, it sets this bit.
2	Sent STALL	R	W	The SIE writes to this register, when it encounters a protocol violation, and issues a STALL handshake to the current control transfer.
1	In Packet Ready	R/W	R/W	During the data phase, after the microcontroller has filled the data, it sets this bit. It is cleared by SIE upon successful transmission of data.
0	Out Packet Ready	R	W	The SIE sets this bit after writing data to the FIFO. The microcontroller clears this bit by writing it to Serviced Out Packet Ready bit.





Figure 33. Endpoint 0 Write Count Register


Bit	uc	SIE	Description
3:0	R	W	The contents indicates the number of bytes in the FIFO.

**USB REGISTER DESCRIPTIONS** (Continued)



**Figure 34. Endpoint 0 FIFO Register**

Bit	uc	SIE	Description
7:0	R/W	R/W	The Endpoint 0 FIFO data register.



**Figure 35. IN CS Register**

Bit No	Bit Description	uc	SIE	Description
7	Flush FIFO	R/W	R/W	The microcontroller sets this bit to flush the IN FIFO.
6	Force DATA0	R/W	R/W	The microcontroller sets this bit to force next IN data to be DATA0.
5:2	IN MAXP	R/W	R	Before setting in_pkt_rdy, the microcontroller writes the maximum packet size to these bits. The default value = 8 Bytes.
1	Force STALL	R/W	W	The SIE writes this register, when it encounters a protocol violation, and issues a STALL handshake to the current transfer. The microcontroller sets this bit, when it receives a SET_FEATURE (ENDPOINT_STALL), and clears it, when it receives a CLEAR_FEATURE (ENDPOINT_STALL).
0	In Packet Ready	R/W	R/W	After the microcontroller has filled the data, it sets this bit. It is cleared by SIE upon successful transmission of data.




Figure 36. IN FIFO Register

Bit	uc	SIE	Description
7:0	W	R	The microcontroller writes IN data to this register.




Figure 37. Interrupt Register

Bit No	Bit Description	uc	SIE	Description
4	Reset Interrupt	R*	W	The flag is set on the USB Reset signal from the Host.
3	Resume Interrupt	R*	W	The flag is set on the USB Reset signal on Resume.
2	Suspend Interrupt	R*	W	The bit is set when the Suspend signaling is received from the host.
1	IN Endpoint Interrupt	R*	W	This bit is set upon: 1) clearing in_pkt_rdy 2) setting Force STALL.
0	Endpoint 0 Interrupt	R*	W	This bit set by SIE upon: 1) setting out_pkt_rdy 2) clearing in_pkt_rdy 3) setting Force STALL 4) clearing data_end 5) setting data_end

**Note:** \* = After this register is read, all bits in this register will be cleared to zero.

USB REGISTER DESCRIPTIONS (Continued)




Figure 38. Misc. Register

Bit No	Bit Description	uc	SIE	Description
6	Reset Status	R	W	This bit stays set as long as USB Reset is active from the Host.
5	Interrupt Mask Bit-Reset	R/W	R	Reset Interrupt Mask Bit. A value of 1 disables the interrupt (Default 0)
4	Interrupt Mask Bit-Suspend	R/W	R	Suspend Interrupt Mask Bit. A value of 1 disables the interrupt (Default 1)
3	Interrupt Mask Bit-Endpoint 1	R/W	R	IN Endpoint Interrupt Mask Bit. A value of 1 disables the interrupt (Default 0)
2	Interrupt Mask Bit-Endpoint 0	R/W	R	Endpoint 0 Interrupt Mask Bit. A value of 1 disables the interrupt (Default 0)
1	Send Resume	W	R	The microcontroller writes a 1 to this bit, while in suspend mode, and wants to start a resume sequence after the clocks are running. This bit is set high for a duration of at least 10 ms by microcontroller.
0	Suspend	R/W	W	This bit is set by the SIE when, the microcontroller is to enter suspend mode. The microcontroller clears this bit after finishing resume signaling, or after it receives a resume out interrupt, and the clocks have started.

## PROGRAMMING THE Z86E18

### Signals Required for E18 EPROM

The TEST pin will be used as a high voltage pin. The high voltage from this pin will be used to program the EPROM. It must also be at high voltage in order for any EPROM operation to be done. When this pin is at high voltage, then an internal signal  $V_{pph}$  is generated from the high voltage detect circuitry and the signal being active will be used to multiplex the remaining pins that are required in all the EPROM operations.

#### TEST ( $V_{pp}$ )

This pin is designated a high voltage pin on the Z86E18. All EPROM operations will require a high voltage on this pin. The  $V_{pp}$  supplies the high voltage for the programming of the EPROM.

**Note:** The pins listed below are based on the condition that the  $V_{pp}$  is in high voltage.

#### Mode Latch

The Z86E18 utilizes this pin when high will be used to latch the mode. This condition will only happen when the  $V_{pph}$  is active.

#### $\overline{OE}$ (Output Enable)

This regular pin controls the direction of the data bus. The signal generated goes into the EPROM as the precharge signal.

When this signal is low, the data is output from the EPROM. When the signal is high, data is input to the EPROM.

When the signal is high, the EPROM is precharged. When the signal is low, the EPROM is evaluated.

#### EPMH

This regular pin is used to read the option bits when the EPROM is protected.

When the signal is high, during POR, the option bits can be read from the EPROM.

#### Volt\_Clamp

This regular pin used the signal to disable the voltage clamp circuit.

When the signal is low, the voltage clamp circuit is enabled. When the signal is high, the voltage clamp circuit is disabled and margin testing can be done.

#### $\overline{CE}$

This regular pin on the Z86E18 is the chip enable signal for the EPROM. This signal will be input to the EPROM when  $V_{pph}$  is high. This signal is an active low signal.

#### $\overline{PGM}$ (PGMb—Program Mode)

This regular pin on the Z86E18 allows the EPROM to be programmed when the signal is logic low, and when the signal  $V_{pph}$  is high. The data on the database will be programmed into the location that is addressed by the internal counter that generates the address for the EPROM.

#### $\overline{ADR CLK}$ (epadr\_clk) & $\overline{ADR CLR}$ (epadr\_rst)

The address is generated by an internal address counter which is clocked through the signal epadr\_clk. Each clock increments the counter by one. The counter can be reset to zero by the epadr\_rst signal. Both epadr\_clk and epadr\_rst are external signals.

The epadr\_rst signal is an active high signal.

#### Data to the EPROM

The data to the EPROM are multiplexed with the pins (Data <7.0>).

#### Option Bit Programming

In order to program the option bits, the Mode 3 should be used. Please note the following:

- The  $V_{pp}$  pin is set to high voltage (device pin TEST is driven to high voltage).
- The  $\overline{ADR CLR}$  signal is driven high for one cycle to reset the address counter.
- Three clocks are provided on the  $\overline{ADR CLK}$  pin, which will advance the counter to the count of 3.
- The Mode Latch signal is driven high for one cycle to latch in the data into the Mode Register.
- The address counter is again reset and the required data is programmed into location 0, which will program the 8 locations of the option bits. In the Z86E18, bits 0, 1 and 2 will be used as there are only 3 option bits for this device.

PACKAGE INFORMATION




Figure 39. 44-Pin QFP Package Diagram




Figure 40. 28-Pin SOIC




Figure 41. 44-Pin PLCC

PACKAGE INFORMATION (Continued)




Figure 42. 40-Pin DIP

**ORDERING INFORMATION**

6 MHz	6 MHz	6 MHz	6 MHz
40-Pin DIP	44-Pin PLCC	44-PIN QFP	28-Pin SOIC
Z86E18PSC	Z86E18VSC	Z86E18FSC	Z86E18SSC
Z86U18PSC	Z86U18VSC	Z86U18FSC	Z86U18SSC

For fast results, contact your Zilog sales office for assistance in ordering the part required.

**CODES****Package**

P = Plastic DIP

V = Plastic Leaded Chip Carrier

F = Quad Flat Pack

**Environment**

C = Plastic Standard

**Temperature**


S = 0°C to +70°C

**Speed**

06 = 6 MHz

**Example:**

**Z 86E18 06 P S C** is a Z86E18, 6 MHz, DIP, 0°C to +70°C, Plastic Standard Flow



© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.  
Campbell, CA 95008-6600  
Telephone (408) 370-8000  
FAX 408 370-8056  
Internet: <http://www.zilog.com>