

DATA SHEET

LOW POWER JPEG PROCESSOR

FEATURES

- Function and pin compatible with ZR36050 JPEG Image Compression Processor
- 3.3 Volt operating voltage
- Low power consumption, 700 mW typical at 30 MHz
- Implements JPEG Baseline image compression and expansion, including:
 - DCT/IDCT operations
 - Quantization
 - Variable length coding/decoding
- Full support of the JPEG Baseline standard
- JPEG Lossless compression and expansion
- Motion video compression/expansion capability:
 - 25 frames/sec 768 x 576, square-pixel PAL (29.5 MHz)
 - 30 frames/sec 720 x 480, CCIR NTSC (27 MHz)
- "Fast Preview" option
 - Preview of "thumbnail" version of images (up to 25x faster)
- Bit rate control option
 - Guarantees compressed image file size
- 30 and 15 MSamples/sec versions
- Standby mode for very low power consumption
- 100-pin thin plastic quad flat-pack (TQFP) packaging

APPLICATIONS

- Digital still cameras and peripherals
- Professional non-linear digital video editing
- Desktop digital video editing
- Full-motion video capture
- Security and industrial surveillance
- High quality video conferencing
- Color printers, scanners and FAX machines
- Fixed bit rate image transmission

GENERAL DESCRIPTION

The ZR36053 is a low power, high-speed JPEG Image Compression Processor that performs the algorithm specified by the JPEG Baseline (lossy) and JPEG Lossless standards for high-quality image compression and expansion of continuous-tone images. It is a 3.3 volt device, pin compatible with the ZR36050. Functionally, it is fully compatible with the ZR36050, and software designed to operate the ZR36050 needs no changes to work with the ZR36053.

In the JPEG Baseline encoding operation, the ZR36053 performs the DCT operation on 8 x 8 blocks of image data, converting image data into its spatial frequency components, and quantizes them using a user defined "quantization table."

Because the human visual system is less sensitive at the higher spatial frequencies, higher frequency components can be quantized more coarsely than the lower-frequency components, with negligible effect on image quality. This results in long strings of zero valued quantized coefficients, when the blocks are scanned in zigzag order. The scanned coefficients are characterized in terms of their nonzero values and the zero run lengths. As a result, a long string of zeroes is coded as a single number. The ZR36053 then performs Huffman coding using user-defined Huffman tables, whereby bit patterns of different lengths code the nonzero values. These techniques greatly reduce the amount of memory needed to store an image.

In the decoding operation, the compressed data is decoded (the inverse of the Huffman and the zigzag modified-run-length coding), and dequantized. A 2-D inverse Discrete Cosine Transform is performed on the DCT coefficients, resulting in an expanded image.

In addition to the JPEG Baseline, the ZR36053 supports a subset of the JPEG Lossless standard. It performs one dimen-




Figure 1. ZR36053 Logical Pinout

sional differential prediction followed by variable-length encoding for JPEG Lossless compression, and the corresponding inverse operations for JPEG Lossless expansion.

The ZR36053 maintains full compatibility with the JPEG Baseline standard, with the unique ability to perform bit rate control. Bit rate control capability allows the user to preset the size of a compressed image file. This capability is important because without bit rate control, the size of a compressed image is highly data dependent for a given set of quantization tables (images with fine detail generate considerably larger files than files generated from smooth images).

The ability to perform bit rate control is critical for applications where predictable file sizes for compressed images is desired, or where the time allocated to transmit an image across a communications network is fixed. The compressed image file size is constrained to be no greater than a user specified target, and is typically kept within a range of 95% to 100% of this target. The bit rate control feature relies on a two-pass algorithm for its operation.

For compression of video sequences, where the full two-pass bit rate control method is usually not practical, the ZR36053 also supports a single-pass bit rate control method. This relies on the fact that the quantization required to compress an image a desired amount can be predicted reasonably well from the compression results of the previous image in the sequence.

The ZR36053 has the ability to generate a "thumbnail" version of an image for "Fast Preview." This thumbnail image is a 1/64 scale version of the image, and is generated up to 25 times faster than full image expansion. The thumbnail image is generated from the JPEG Baseline compressed data, and eliminates the need for a separately encoded and stored thumbnail image. This feature is particularly useful for previewing large databases of images.

The ZR36053 operates as a dedicated processor requiring only minimal host intervention. The host processor controls the operation of the device by writing parameter values into the ZR36053's Internal Memory. Once initialized, the ZR36053 operates continuously until it has completed the compression or expansion of the image. Since the ZR36053 fully complies with the JPEG Baseline standard, the compressed data bit-stream generally requires no intervention by the host. Full JPEG capability also allows for the interchange of files created by other JPEG imaging systems with files generated by systems using the ZR36053.

The ZR36053 is useful for a wide range of motion and still video applications. For example, a typical multimedia application (30 seconds of video at 10 frames/sec and 320 x 240 resolution) would require 69 Mbytes of storage in uncompressed form. With compression using the ZR36053, the requirement can be reduced to 2.9 Mbytes, making storage feasible on a personal computer hard disk. Similarly, for digital still camera applications, the memory requirement can be reduced from a 22 Mbyte hard disk to a 1 Mbyte memory card for storage of twenty 768 x 480 compressed images.

The ZR36053 is fabricated with an advanced 3.3 volt low-power CMOS technology, making it suitable for use in low-power, cost-sensitive applications. The device is available in a 100-pin Thin Plastic Quad Flat Pack (TQFP).

The ZR36053 has three functional enhancements over the ZR36050. As stated above, these enhancements do not affect its full compatibility with the ZR36050:

- Larger code buffer, which enables the ZR36053 to support a lower compression ratio without stalling the pixel stream
- Fixed scale factor option, which overrides the scale factor recalculation at the end of a Compression Pass
- Option for decompression of successive images in a motion JPEG sequence, without the need to insert FF bytes between the EOI marker of one image and the SOI marker of the next.

Table 1. Signal Description^{1, 2}

Signal	Type ³		Description
	Encode	Decode	
VDD	S	S	+3.3 volt power supply. All VDD pins must be connected to +3.3V.
GND	S	S	Ground. All GND pins must be connected to power supply ground.
CLK_IN	I	I	Data Transfer Clock. Provides data transfer timing for the device. All timing is referenced to the rising edge of this clock.
RESET	I	I	Reset. This active-low input signal resets all the internal controls and places the ZR36053 in the Idle state. RESET can be activated only when CLKEN is asserted and must remain active for a minimum of four CLK_IN cycles. The STATUS_0 register bits are cleared by this signal. The STATUS_1 bits except for the END bit are cleared; the END bit is set to 1. RESET initializes the Pixel Interface control signal directions to the compression mode, and activates END, STOP and COMP. RESET can be activated when the device is in Standby; in this case the device draws normal current as long as RESET is active.
STDBY	I	I	Standby. This active-low input signal places the ZR36053 in the Standby state. If CLKEN is active, only the internal clock circuit consumes power. If CLKEN is inactive in the Standby state, the device power consumption is further reduced. The ZR36053 should be switched to the Standby state only when it is in the Idle state: after activation of a RESET and prior to loading the Internal Memory, or after the ZR36053 issues an END. If CLKEN is active, then STDBY should be deasserted at least four CLK_IN cycles before accessing the Internal Memory. RESET can be activated when the device is in Standby, only when CLKEN is active. Reading from or writing to the Internal Memory in the Standby state is prohibited.
CLKEN	I	I	Clock Enable. This active-high input signal enables the data transfer clock CLK_IN, and the internal PLL that generates an internal double-frequency clock. When inactive, this signal reduces power further in the Standby state by deactivating the internal clock. VDD must be in the operating range and the frequency of CLK_IN must be stable before CLKEN is activated. 5000 CLK_IN cycles are required for the PLL to stabilize, after CLKEN has been activated and before the device is ready for operation. If the frequency of CLK_IN is changed without turning off the power, then CLKEN must be deactivated for at least 4 CLK_IN cycles and reactivated. For systems in which the 5000 CLK_IN recovery time is not significant, the STDBY and CLKEN pins can be tied together to the external standby signal.
FREEZE	I	I	Freeze. This active-low input signal freezes all chip operations. FREEZE is sampled on the rising edge of CLK_IN. Immediately after FREEZE is sampled, all buses float and all activities of the ZR36053 are frozen in their current state. All activities resume normally following the deassertion of FREEZE.
END	O	O	End Of Process. This active-low output signal indicates the normal end of an encoding or decoding process. If an encoding process ends because of an overflow, END is not activated. END is activated after activation of RESET and at the completion of an encoding or decoding process. It stays activated until a GO command is issued or the STATUS_1 register in the Internal Memory is read.

1. The DATA, CODE, PIXEL, and COEF buses have internal pull-downs that provide 50 microamps of pull-down current at 0.4 volts. The pull-downs are disabled when **RESET** is active.
2. The control pins: **DSYNC**, **EOS**, **STOP**, **END**, **CL**, **CSYNC**, **COE**, **CWE**, **CCS**, **CAEN**, **INT**, **DINT**, **DREQ** and **COMP**, have internal pull-up devices that provide 50 microamps at 2.4 volts. These pull-ups are turned on only when **STDBY** is active but **RESET** is inactive. When **STDBY** is active together with **RESET**, the above control pins float.
3. I = Input, O = Output, B = Bidirectional, S = Supply.

Table 1. Signal Description^{1, 2} (Continued)

Signal	Type ³		Description
	Encode	Decode	
CL(1-0)	-	O	Color component indication. In the decoding modes, the CL output signals designate the index of the color component that is being decoded: 00 - First MCU component. 01 - Second MCU component. 10 - Third MCU component. 11 - Fourth MCU component or Idle. In the JPEG Baseline mode, the designation changes with the falling edge of the first $\overline{DSYNC}$ of the component or with the falling edge of $\overline{EOS}$. In the Fast Preview and Lossless decoding modes, CL is active together with the $\overline{DSYNC}$ which precedes the DC coefficient value and the pixel data, respectively. CL is undefined in the encoding modes.
$\overline{STOP}$	O	I	Stop Sending/Receiving. This active-low bidirectional signal is an input in encoding and output in decoding modes. $\overline{STOP}$ is used for the following purposes: At the start of and during an encoding operation, $\overline{STOP}$ is an output signal indicating that the ZR36053 is not ready to receive image data. $\overline{STOP}$ is activated when the ZR36053 is in the Idle state, and when reading or processing Internal Memory parameters during the encoding modes. In the Baseline encoding mode, $\overline{STOP}$ is an output signal indicating that three of the ZR36053's four internal coefficient buffers are full. In this case, $\overline{STOP}$ is output 42 CLK_IN cycles prior to the last image data sample of the current block that is being input. If $\overline{STOP}$ remains active until the next $\overline{DSYNC}$ is due, then the system must not input the next $\overline{DSYNC}$ and the image data block. $\overline{STOP}$s that are deactivated prior to the next $\overline{DSYNC}$ can be ignored. The system can resume inputting the next image data block immediately after $\overline{STOP}$ is deactivated. In the Lossless encoding mode, the system must stop inputting data within three CLK_IN cycles of activation of $\overline{STOP}$ to prevent overflow of the input buffer. In the Baseline decoding mode, $\overline{STOP}$ is an input signal that notifies the ZR36053 that it should not assert the next $\overline{DSYNC}$ and consequently delay output of the next decoded image data block at the end of the current block. In this case, $\overline{STOP}$ must be activated at least 24 CLK_IN cycles before the last image sample of the current block that is being output and must remain active at least until the end of the current block. Once $\overline{STOP}$ is deactivated, the ZR36053 outputs the next $\overline{DSYNC}$ followed by its corresponding image data block, at least 17 CLK_IN cycles after deactivation of $\overline{STOP}$. In the Lossless decoding and Fast Preview modes, when $\overline{STOP}$ is activated or deactivated, the ZR36053 stops or resumes delivering image data after 2 CLK_IN cycles.
PIXEL(11-0)	I	O	Pixel bus. This 12-bit unsigned bidirectional bus is used for the following purposes: In the Baseline encoding modes, the most significant 8 bits are used to carry the input image data. The remaining 4 bits are "don't care" and can be left as unconnected pins. In the Lossless encoding mode, it is a 12-bit input bus. If fewer than 12 bits are required, then the most significant bits of the bus are used to carry the input image data. In the Baseline decoding mode, the most significant 8 bits are used to carry the output image data. The least significant 4 bits are forced to "0". In the Lossless decoding mode, this is a 12-bit output bus. If fewer than 12 bits are used, then the most significant bits of the bus are used to carry the output image data and the unused bits are forced to "0". In the Fast Preview mode, it is an output bus carrying the 11-bit unsigned DC coefficient values on the most significant 11 bits of the bus. The least significant bit is forced to "0". The input/output data in the Baseline encoding and decoding modes is ordered in row-by-row scanned 8x8 blocks. In the Lossless encoding and decoding modes, the image data is scanned row by row.

1. The DATA, CODE, PIXEL, and COEF buses have internal pull-downs that provide 50 microamps of pull-down current at 0.4 volts. The pull-downs are disabled when RESET is active.
2. The control pins: $\overline{DSYNC}$, $\overline{EOS}$, $\overline{STOP}$, $\overline{END}$, CL, $\overline{CSYNC}$, COE, $\overline{CWE}$, $\overline{CCS}$, CAEN, INT, $\overline{DINT}$, $\overline{DREQ}$ and COMP, have internal pull-up devices that provide 50 microamps at 2.4 volts. These pull-ups are turned on only when STDBY is active but RESET is inactive. When STDBY is active together with RESET, the above control pins float.
3. I = Input, O = Output, B = Bidirectional, S = Supply.

Table 1. Signal Description^{1, 2} (Continued)

Signal	Type ³		Description
	Encode	Decode	
$\overline{\text{DSYNC}}$	I	O	Data Synchronization. This active- low signal is an input in encoding and output in decoding modes. In the Baseline encoding modes, $\overline{\text{DSYNC}}$ marks the start of an 8x8 image data block and should appear as an input one CLK_IN before the first image data of a block. In the decoding modes, $\overline{\text{DSYNC}}$ is output one CLK_IN before the first image data sample of a block. The width of $\overline{\text{DSYNC}}$ is one CLK_IN cycle. In the Fast Preview mode, and the Lossless encoding and decoding modes, this signal precedes each image data sample.
$\overline{\text{EOS}}$	I	O	End Of Scan. This active-low signal is an input in encoding modes. $\overline{\text{EOS}}$ indicates the last image data sample of each scan entering the ZR36053. In encoding modes, $\overline{\text{EOS}}$ must be input regardless of the STOP signal. $\overline{\text{EOS}}$ is an output signal in the Baseline decoding mode. In the Baseline decoding mode, it is generated together with the last image data sample of each scan leaving the ZR36053. $\overline{\text{EOS}}$ is output even if STOP was activated during the last block of the scan. In the Fast Preview and Lossless decoding modes, $\overline{\text{EOS}}$ is output within 64 CLK_IN cycles after the last sample of a scan. It is merely used in as an indication of the completion of the current process without having any timing significance. The width of $\overline{\text{EOS}}$ is one CLK_IN cycle.
COEF(10-0)	O	O	Coefficient Bus. This 11-bit output bus is used to transfer DCT coefficients out of the device in the encoding and decoding modes. The DCT coefficients are output in column-major order. This bus is inactive in the Fast Preview and Lossless encoding and decoding modes. Note: The coefficient bus can be ignored and left unconnected in most applications.
$\overline{\text{CSYNC}}$	O	O	Coefficient Synchronization. This active-low signal indicates the beginning of an 8x8 DCT coefficient block on the COEF bus. In the encoding and decoding modes, this signal is generated by the ZR36053. It is asserted one CLK_IN cycle before the first coefficient of a block is placed on the COEF bus by the ZR36053. The width of $\overline{\text{CSYNC}}$ is one CLK_IN cycle. $\overline{\text{CSYNC}}$ is inactive in the Fast Preview and Lossless encoding and decoding modes.
CODE(7-0)	O	I	Code. In Master mode Compressed Data Transfer, this 8-bit bidirectional bus is used to read the compressed data from or write to the Compressed Data Memory. In the 16-bit Slave and DMA modes, this bus can be used to extend the DATA bus width to 16 bits, for compressed data transfer.
$\overline{\text{COE}}$	-	O	Compressed Data Memory Read. This active-low output signal acts as a read pulse from the ZR36053 to the Compressed Data Memory. $\overline{\text{COE}}$ goes active 0.5 CLK_IN cycles after the start of a read cycle and remains active until the end of the read cycle. The CODE bus is latched on the rising edge of $\overline{\text{COE}}$.
$\overline{\text{CWE}}$	O	-	Compressed Data Memory Write. This active-low output signal acts as a write pulse from the ZR36053 to the Compressed Data Memory. $\overline{\text{CWE}}$ goes active 0.5 CLK_IN cycles after the start of a write cycle and remains active until the end of the write cycle.
$\overline{\text{CCS}}$	O	O	Compressed Data Memory Chip Select. This active-low output signal acts as a chip select signal from the ZR36053 to the Compressed Data Memory. $\overline{\text{CCS}}$ goes active at the start of a read or write cycle and remains active throughout the cycle. $\overline{\text{CCS}}$ remains active continuously in back to back read or write cycles. The length of a read or write cycle can be from one to eight CLK_IN periods.
$\overline{\text{CAEN}}$	O	O	Address Counter Enable. This active-low output signal can be used to advance an external Compressed Data Memory address counter.

1. The DATA, CODE, PIXEL, and COEF buses have internal pull-downs that provide 50 microamps of pull-down current at 0.4 volts. The pull-downs are disabled when RESET is active.
2. The control pins: $\overline{\text{DSYNC}}$, $\overline{\text{EOS}}$, STOP, END, CL, $\overline{\text{CSYNC}}$, $\overline{\text{COE}}$, $\overline{\text{CWE}}$, $\overline{\text{CCS}}$, CAEN, INT, DINT, $\overline{\text{DREQ}}$ and COMP, have internal pull-up devices that provide 50 microamps at 2.4 volts. These pull-ups are turned on only when STDBY is active but RESET is inactive. When STDBY is active together with RESET, the above control pins float.
3. I = Input, O = Output, B = Bidirectional, S = Supply.

Table 1. Signal Description^{1, 2} (Continued)

Signal	Type ³		Description
	Encode	Decode	
$\overline{\text{CBUSY}}$	I	I	Compressed Data Memory Busy. This active-low input signal indicates that the Compressed Data Memory (in Master mode) is busy. In the encoding modes, $\overline{\text{CBUSY}}$ active means that the ZR36053 cannot write to the Compressed Data Memory. In the decoding modes, $\overline{\text{CBUSY}}$ active means that the ZR36053 cannot read from the Compressed Data Memory. If $\overline{\text{CBUSY}}$ is activated at least one CLK_IN prior to the beginning of a read or write cycle, then the next read or write cycle will not be performed. The minimum width of $\overline{\text{CBUSY}}$ is one CLK_IN cycle.
ADDR(9-0)	I	I	Internal Memory Address. This 10-bit input bus is used to address the Internal Memory of the ZR36053.
DATA(7-0)	B	B	Internal Memory Data Bus. This 8-bit bidirectional bus is used to read from or write to the Internal Memory of the ZR36053. In the 16-bit Slave and DMA modes, the CODE bus is used as an extension of the DATA bus.
$\overline{\text{RD}}$	I	I	Read. This active-low input signal acts as a read pulse from the host to the ZR36053.
$\overline{\text{WR}}$	I	I	Write. This active-low input signal acts as a write pulse from the host to the ZR36053. The DATA bus is latched on the rising edge of $\overline{\text{WR}}$.
$\overline{\text{CS}}$	I	I	Chip Select. This active-low input signal acts as a chip select signal from the host to the ZR36053.
INT	O	O	Interrupt. This active-low output signal notifies the host that one of the STATUS bits, except for DATRDY, is set. INT is reset by reading the relevant STATUS register, by activation of RESET, or by a GO command.
$\overline{\text{DINT}}$	O	O	Data Ready Interrupt. In Slave mode Compressed Data Transfer, this active-low output signal notifies the host that the DATRDY bit in the STATUS_1 register is set. $\overline{\text{DINT}}$ is reset by reading the STATUS_1 register, by activation of RESET, or by reading or writing the compressed data in the Compressed Data Input/Output register at address 30H of the ZR36053 Internal Memory with $\overline{\text{CS}}$ active.
$\overline{\text{DACK}}$	I	I	DMA Acknowledge. This active-low input signal is used in DMA mode Compressed Data Transfer. $\overline{\text{DACK}}$ is an acknowledgment pulse from the DMA controller to the ZR36053. It must be active during the entire Read or Write cycle.
$\overline{\text{DREQ}}$	O	O	DMA Request. This active-low output signal is used in DMA mode Compressed Data Transfer. $\overline{\text{DREQ}}$ is the DMA request from the ZR36053 to the host. The ZR36053 does not output a $\overline{\text{DREQ}}$ until the $\overline{\text{DACK}}$ signal to the previous $\overline{\text{DREQ}}$ has been deactivated. $\overline{\text{DREQ}}$ is deactivated by RESET, or by $\overline{\text{DACK}}$.
COMP	O	O	Compress/Expand. This output signal provides an indication of the current operating mode of the ZR36053. When it is high, the ZR36053 is in the encoding mode; when it is low, the ZR36053 is in the decoding mode. The mode and the state of COMP are changed when the MODE register in the Internal Memory is read by the ZR36053 after a GO command is issued by the host. One CLK_IN cycle after COMP changes state, EOS, STOP, and $\overline{\text{DSYNC}}$ change directions. Activation of RESET sets COMP high.

1. The DATA, CODE, PIXEL, and COEF buses have internal pull-downs that provide 50 microamps of pull-down current at 0.4 volts. The pull-downs are disabled when RESET is active.
2. The control pins: $\overline{\text{DSYNC}}$, EOS, STOP, END, CL, $\overline{\text{CSYNC}}$, COE, $\overline{\text{CWE}}$, $\overline{\text{CCS}}$, CAEN, INT, $\overline{\text{DINT}}$, $\overline{\text{DREQ}}$ and COMP, have internal pull-up devices that provide 50 microamps at 2.4 volts. These pull-ups are turned on only when STDBY is active but RESET is inactive. When STDBY is active together with RESET, the above control pins float.
3. I = Input, O = Output, B = Bidirectional, S = Supply.

FUNCTIONAL OVERVIEW

Figure 2 is a functional block diagram of the ZR36053 JPEG Image Compression Processor. The ZR36053 consists of two major processing units, the DCT Unit and the Encoding/Decoding Unit, with their associated buffers, an Internal Memory for data exchange with the host processor, special internal storage for tables, and three bus interfaces.

During a compression operation, image data flows in through the Pixel Interface and compressed data flows out through either the Compressed Data Interface or the Host Interface. The direction of data flow is reversed during an expansion operation.

Pixel Interface

In compression of an image, the source of the image data samples is typically a strip, field, or frame buffer (see Figure 3, for example). The external image buffer control logic writes the image samples into the ZR36053 via the Pixel Interface, which operates synchronously, transferring each sample in on the rising edge of the clock. A synchronizing signal, driven by the buffer control logic, indicates to the Pixel Interface when valid samples are being presented to it.

In JPEG Baseline compression, each color component of the image must be partitioned into blocks of 8 x 8 samples. The image data enters the Pixel Interface one component block at a time, each block starting with the top left sample, scanned by rows, and ending with the bottom right sample. As required by the JPEG Baseline standard, the blocks are grouped into a repeating pattern of Minimum Coded Units, or MCU's. For example, in an interleaved scan of Y, U, and V components, with 4:2:2 subsampling, the MCU consists of two blocks of Y, one block of U and one block of V. Image blocks enter the device in the following order:

$$Y_0 Y_1 U_0 V_0 Y_2 Y_3 U_1 V_1 Y_4 Y_5 U_2 V_2 \dots$$

where each component designator (Y, U or V) represents a block of 64 samples, and the subscript indicates the block index.

On the other hand, in JPEG Lossless compression, the image components enter the Pixel Interface in a normal raster. In the above example, the MCU then consists of two Y samples, one U sample and one V sample.

When outputting expanded image data, the Pixel Interface drives the synchronizing signal and the pixel data bus.

DCT Unit and Coefficient Buffers

In JPEG Baseline compression, the DCT Unit transforms each component block into 64 DCT coefficients, and writes the coefficients into the next available DCT Coefficient Block Buffer. At the same time, it outputs the DCT coefficients on the Coefficient Bus. In expansion, it performs the inverse DCT, whenever a complete block of DCT coefficients is available in the buffer.

Because JPEG Lossless compression uses a spatial domain algorithm, when the ZR36053 operates in Lossless mode, the DCT Unit and Coefficient Block Buffers are bypassed. There is also a Fast Preview mode (described later) for expansion of JPEG Baseline compressed data, in which the Inverse DCT Unit and Coefficient Buffers are also bypassed.

Encoding/Decoding Unit, Code Buffer

The Encoding/Decoding Unit performs the remainder of the JPEG compression and also formats the compressed data — including the insertion of JPEG bit and byte stuffing, JPEG markers, marker segments and their associated parameters. The compressed data conforms completely to the JPEG format and no reformatting or additional parameter insertion is needed.




Figure 2. ZR36053 Functional Block Diagram

In JPEG Baseline compression, the Encoding Unit reads the DCT coefficients from the Block Buffers in the JPEG zig-zag sequence and quantizes them using the tables in the Quantization Table Store. The Quantization Table Store holds up to four quantization tables. Each component of the image is assigned one of the quantization tables; this assignment is specified in the JPEG frame header.

The Encoding Unit encodes the difference of the quantized DC coefficients of the current and previous blocks, using one of the DC tables in the Huffman Table Store. After accumulating runs of zero-valued AC coefficients, it encodes the zero run lengths and the non-zero AC coefficients using the AC tables in the Huffman Table Store. The Huffman Table Store has space for two DC Huffman tables and two AC Huffman tables. Each component of a scan is assigned to one DC table and one AC table; this assignment is specified in the JPEG scan header.

Quantization tables are not used in Lossless compression. In this mode of operation, the Encoding Unit performs one-dimensional, horizontal predictive coding and Huffman coding of the samples, similar to that of the DC coefficients in Baseline compression.

When it has generated a Huffman code, or when it is transferring the marker segment data, the Encoding Unit writes the compressed data into the Code Buffer. From there, the compressed data is transferred out of the device, either via the Compressed Data Interface, or via the Host Interface.

The procedure for JPEG Baseline or Lossless image expansion is the inverse of the corresponding compression procedure. When expanding an image, the Encoding/Decoding Unit detects and decodes all the markers and marker segment parameters included in the compressed data. The host does not need to extract or decode parameters, such as tables, from the JPEG compressed data file, since this is done automatically.

Compressed Data Interface

The Master mode Compressed Data Interface is the fastest means of transferring the compressed data into or out of the ZR36053, so it is the recommended choice in a motion video compression application (refer to the example shown in Figure 3). Since it can optionally be configured to operate with up to seven internally generated wait states, it is also suitable for use with a slow compressed data store, such as a memory card. When the Compressed Data Interface is being used, it transfers data in a Master mode, driving the access control signals to an external auto-incrementing (e.g. FIFO) memory device.

Host Interface

If the ZR36053 is configured to transfer the compressed data via the Host Interface, it can do so in one of two submodes, Slave or DMA. The principal function of the Host Interface is, however, to allow the host to access the Internal Memory. This access is required in order to program the operating mode of the device, specify the JPEG marker segments and their parameters for compression, initiate the encoding or decoding operation and read the status of the device.

Internal Memory

The Internal Memory is partitioned into a Control Registers Section and a JPEG Marker Segments Section.

The Control Registers Section contains the various configuration registers, status registers for interaction with the host, and informational registers that provide feedback to the host after the completion of an operation by the ZR36053.

The Marker Segments Section is where the host writes the contents of the JPEG marker segments before initiating compression of an image or changing markers between the frame and scan marker, or between scans. After an expansion, it




Figure 3. Typical Motion JPEG Compression/Expansion System Configuration

contains the marker segments that the Encoding/Decoding Unit extracted from the compressed data.

The Internal Memory space also contains a write-only virtual register (at address 0) by means of which the host issues the GO

command to start operation. In Slave mode compressed data transfer, the host reads the compressed data from or writes it into, a Compressed Data Input/Output register that is also mapped into the Internal Memory space.

PROGRAMMING THE ZR36053

The host configures the processing units and interfaces of the ZR36053 for the desired operation by means of the Control Registers and Marker Segments sections of the Internal Memory.

Many of the parameters that determine the proper operating configuration of a JPEG encoder or decoder are embedded in the marker segments that are included with JPEG compressed image data. For example, the JPEG frame header specifies the number of data units (blocks or samples) of each image component in the MCU, and the scan header specifies the number of image components in the scan. This information is essential for the Encoding/Decoding Unit to perform the quantization and Huffman coding correctly. The ZR36053 decodes these parameters automatically from marker segments in JPEG format. In compression, these marker segments must be written in the Marker Segments Section of Internal Memory by the host, before it initiates the compression. In expansion, the marker segments are part of the compressed data; the Encoding/Decoding Unit copies them from the Code Buffer into Internal Memory before decoding the parameters.

The basic operating mode and interface configuration are specified in the MODE and HARDWARE control registers. For an image expansion operation, these and the INT_REQ registers are the only ones that need to be initialized. Other control registers, such as the OPTIONS and MARKERS_EN registers, are used only in compression or Table Preload modes.

In addition to the frame (SOFn) and scan (SOSn) header marker segments, the Internal Memory has space allocated for the Define Restart Interval (DRI), Define Number of Lines (DNL), Define Quantization Tables (DQT), Define Huffman Tables (DHT), Application (APP) and Comment (COM) marker segments, which can optionally be included with the compressed image data in compression. The MARKERS_EN register provides the means by which the host can specify which of the optional marker segments are to be included in the compressed data.

For further details on programming, refer to the section "INTERNAL MEMORY FORMAT."

STATUS AND INTERRUPTS

The ZR36053 has two status registers, that are readable by the host and provide feedback on the various events occurring during an encoding or decoding operation. Associated with the status registers are two interrupt enable registers, the bits of which correspond to those of the status registers. If the host sets an interrupt enable bit, the ZR36053 will interrupt it when the corresponding status bit becomes active and stops processing. The host can then take appropriate action before commanding the ZR36053 to continue processing (by means of the GO command).

The STATUS_0 and INT_REQ_0 register bits correspond to the names of JPEG marker segments. In a decoding operation, the ZR36053 sets a STATUS_0 bit when the corresponding marker segment has been extracted from the compressed data stream and written in the Internal Memory. If the INT_REQ_0 bit was also set, the host can read out the marker segment content before continuing.

The APP and COM bits of STATUS_0 have a special mechanism associated with them, that makes it possible for the host to read out a segment of any length, even though there are only 64 bytes allocated to each of the APP and COM segments in Internal Memory. If the corresponding interrupt is enabled, and

the segment is longer than 64 bytes, the ZR36053 stops after writing each 64 byte portion in Internal Memory, and waits for a GO command. The last portion may have fewer than 64 bytes.

The APP and COM bits of STATUS_0 are also used, with a similar mechanism, to include APP or COM segments longer than 64 bytes in the compressed data. In this case, the host programs the APP or COM bit of the MARKERS_EN register, writes the first 64 byte portion of the segment in the Internal Memory, and enables the interrupt in the INT_REQ_0 register. When the ZR36053 has transferred the portion to the Code Buffer, it stops as before, if the length parameter indicated a segment longer than 64 bytes. The host can then write the next 64 byte portion in the Internal Memory, and repeat the procedure until the whole segment is transferred. The ZR36053 does not stop after transferring the last portion of 64 or fewer bytes.

The STATUS_1 and INT_REQ_1 register bits indicate miscellaneous conditions: readiness for data or new optional marker segments, end of process, and overflow conditions. A special bit in STATUS_1, consisting of the logical OR of all the bits of STATUS_0, permits the host to determine the type of event that caused an interrupt, by reading only the STATUS_1 register.

CODE VOLUME CONTROL

The JPEG Baseline encoding algorithm does not inherently provide a means of achieving a target code volume for a compressed image. In fact, since the standard specifies that the whole image frame is encoded using the same set of quantization tables and Huffman coding tables, it provides no built-in mechanism to modify the coding rate once encoding of an image has started.

One way to achieve a target code volume in compression of a particular image is to iterate the compression, using different quantization tables each time, until the desired target is achieved. The Scale Factor (SF register in the Internal Memory) allows the host to modify the quantization tables by changing a single parameter. In operation, the ZR36053 multiplies the quantization tables, specified in the DQT segment of Internal Memory, by the Scale Factor before storing them in the Quantization Tables Store.

When it is activated with appropriate values of the Scale Factor and an Allocation Factor (AF register), the unique Bit Rate Control feature of the ZR36053 ensures that the actual code volume achieved is equal to or slightly less than the target code volume. The ZR36053 has a Statistical Pass mode of operation, in which it performs a preliminary pass over the image data, and computes appropriate values of the Scale Factor and Allocation

Factor for use in a Compression Pass with Bit Rate Control. The host specifies the target code volume to be used in the computation, in the TCV_DATA register. There is also a mode of operation in which the ZR36053 performs a Statistical Pass followed automatically by a Compression Pass with Bit Rate Control.

For compression of video sequences, where the full two-pass bit rate control method is usually not practical, the ZR36053 also supports a single-pass bit rate control method, in which the Scale Factor used to compress an image is predicted from the compression results of the previous image in the sequence. The target code volume in this case is specified in the TCV_NET register.

The code volume overflow detection option (activated by the OVF bit of the OPTIONS register) is useful if Bit Rate Control is not used, or if the Scale Factor and Allocation Factor contain inappropriate values. With this option selected, the ZR36053 continuously compares the accumulated code volume with a target limit specified in the TCV_NET register. If the code volume exceeds the limit at any time during a compression pass, the TCVOVF status register bit is set, and the interrupt pin is activated to notify the host. Since this is considered a destructive event, the ZR36053 aborts the compression pass and goes Idle.

COMPRESSED DATA FORMAT

The ZR36053 supports encoding and decoding of all three compressed data format classes defined by the JPEG standard:

- The full interchange format, in which the specifications of all the tables used for encoding the image are included with the compressed image data, in their marker segments. This format is used when the compressed image must be decoded by a JPEG decoder that has no knowledge of the tables used.
- The abbreviated format for compressed data. This format contains the compressed image data and the frame and scan headers, but where some or all of the tables are omitted.
- The abbreviated tables-only format. This format contains marker segments with table specifications but no compressed image data.

The two abbreviated formats complement each other in applications based on the ZR36053. For example, when a sequence of image frames, such as a video clip, is compressed, the same Huffman tables are used for all the images in the sequence. If the compressed sequence is to be sent to a JPEG decoder that has no prior knowledge of the tables, one way to preload the tables is for the encoder to create initially, an abbreviated format compressed data-less image, containing only the Huffman tables, followed by a sequence of compressed images in which the Huffman tables are omitted. To expand the image sequence, the JPEG decoder first decodes the tables-only data, thus

installing the Huffman tables, which are subsequently used in the decoding of all the images in the sequence.

Compressed data generated by the ZR36053 fully complies with the JPEG standard and includes all headers and marker segments necessary to allow it to be decoded by a compliant JPEG decoder. The JPEG standard allows virtually unlimited permutations in the order and repetition of optional marker segments. As a practical matter, there are some restrictions on the permutations and repetitions in compressed data generated by the ZR36053:

- The order of optional marker segments is fixed, as follows: APP, COM, DRI, DQT, DHT.
- Only one instance of each optional marker segment can be inserted before each SOS, or the SOF marker.
- The frame header can specify up to eight image components.
- A compressed image can contain up to eight scans.

A compressed image to be decoded by the ZR36053 must be in JPEG standard format. The ZR36053 recognizes and decodes all the following marker types: SOI, SOF (SOF0 or SOF3), SOS, APP, COM, DRI, RST, DQT, DHT, DNL, EOI. All marker segments other than JPEG Baseline marker segments, i.e., markers followed by a length parameter, are disregarded and do not cause any error. Markers without a following length parameter, except for SOI, RST and EOI, will cause unpredictable behavior. A marker can be prefixed by any number of FF bytes.

In its decoding modes, the ZR36053 can expand any JPEG Baseline compressed image. The finite size of the Internal Memory, however, does impose some restrictions, that have only a very minor effect on the applicability of the device:

- The number of image components specified in the frame header must be eight or fewer.
- A DHT marker segment must have a length of 420 or fewer bytes (excluding the DHT marker), otherwise the tables may be decoded incorrectly into the Huffman Table Store.

A JPEG Baseline DHT segment does not require a length of more than 418 bytes, so this is not normally a problem. The restriction, however, stems from the fact that the standard does not explicitly disallow the repetition of the same tables in a DHT segment.

- A DQT marker segment of any length is decoded correctly into the Quantization Tables Store. If, however, its length (excluding the DQT marker) is greater than 262 bytes, it may overwrite the DHT, APP, and COM segments in Internal Memory, affecting the ability of the host to read out the contents of these segments correctly.

A JPEG Baseline DQT segment does not require a length of more than 262 bytes. The restriction again stems from the fact that the standard does not explicitly disallow the repetition of the same tables in a DQT segment.

In addition to the above restrictions, to be decoded correctly, the frame header of a JPEG Lossless compressed image must specify a precision of 12 or fewer bits, and only horizontal sub-sampling. The scan header must select a type 1 predictor (one-dimensional horizontal), and can specify at most two different Huffman tables.

OPERATING MODES

The host sets the operating mode of the ZR36053 by programming the MODE register. Nine distinct modes can be selected, falling into two categories:

- six **encoding modes**, involving compression and associated functions: JPEG Baseline Compression Pass, Auto Bit Rate Control (two-pass), Statistical Pass, Compression Pass with Bit Rate Control, Tables-only Pass, and Tables Preload.
- three **decoding modes**, involving expansion: JPEG Baseline Expansion, Fast Preview, and Tables Preload.

Two additional modes, the Lossless compression and expansion modes of operation, are not distinguished from the JPEG Baseline Compression Pass and Expansion, respectively, in the programming of the MODE register. Rather, the ZR36053 enters the JPEG Baseline or Lossless mode based on the SOF (Start Of Frame) marker. If the marker found in internal memory (compression) or the compressed data (expansion) is SOF0 (FFC0), the ZR36053 configures itself for JPEG Baseline operation. Otherwise, if the marker is SOF3 (FFC3), it configures itself for Lossless operation.

Auto Bit Rate Control, Statistical Pass, and Compression Pass with Bit Rate Control are relevant only to JPEG Baseline compression, and Fast Preview is used only with JPEG Baseline compressed data. These modes have no meaning for Lossless operation.

ENCODING MODES

JPEG Baseline Compression Pass

The Compression Pass performs Baseline compression of the input data. At the beginning of a Compression Pass, the ZR36053 reads the JPEG marker segments from the Marker Segments Section of Internal Memory, and includes the compulsory and optional marker segments (selected by the MARKERS_EN register) in the compressed data stream. If the DQT marker segment is enabled, the ZR36053 first multiplies

the quantization tables specified in the DQT segment of Internal Memory by the Scale Factor, and stores the scaled tables in the Quantization Table Store. The quantization tables included in the compressed data are the stored (scaled) tables. Note that at the completion of the JPEG Baseline Compression Pass, the ZR36053 can optionally be programmed to calculate a new Scale Factor, using the actual code volume achieved in the Compression pass and the target specified in the TCV_NET register, and saves it in the SF register. The new Scale Factor can be used to scale the quantization tables in the next encoding operation, or it can be overwritten by the host.

Statistical Pass

In the Statistical Pass, the ZR36053 performs the computations for JPEG Baseline encoding of the image, with the initially specified Scale Factor, but without actually transferring any data to the Code Buffer. It accumulates the code volume and a total activity measure. At the end of the pass, it calculates the Allocation Factor and a new Scale Factor, based on the Target Code Volume specified in the TCV_DATA register. It writes the new Scale Factor in the SF register, in place of the initial Scale Factor, and the Allocation Factor, Accumulated Code Volume, and Total Activity measure, in their respective registers (AF, ACV, and ACT), where the host can access them if needed.

Compression Pass with Bit Rate Control

This mode allows the user to ensure a compressed data volume equal to or slightly less than the Target Code Volume, if preceded by a Statistical Pass. Before encoding each block, the ZR36053 computes a measure of the block activity, and allocates a code volume to the block based on the activity and the Allocation Factor (AF register). During encoding of the block, if the accumulated code volume for the block exceeds the allocation, the ZR36053 truncates the code for the block. The code is also truncated if it exceeds the Maximum Block Code Volume specified in the MBCV register. Aside from the bit rate control,

this mode is the same as a JPEG Baseline Compression Pass, and the resulting compressed data is fully JPEG compatible. The ZR36053 can optionally be programmed to calculate a New Scale Factor at the completion of the pass, exactly as for a JPEG Baseline Compression Pass.

This operating mode is used to realize the single-pass bit rate control method for compression of a video sequence. For this method, the allocation factor register must be programmed to its maximum value, and DQT must be enabled in the MARKERS_EN register. MBCV can be used to limit the maximum deviation of code volume in excess of the target, in case of a scene cut.

Auto Bit Rate Control

In this mode the ZR36053 performs a Statistical Pass followed automatically (without host intervention) by a Compression Pass with Bit Rate Control. The ZR36053 computes the new Scale Factor and the Allocation Factor at the end of the Statistical Pass, and rescales the quantization tables by the new scale factor at the start of the Compression Pass. The DQT marker must be enabled (in the MARKERS_EN register) for Auto Bit Rate Control to work correctly.

Tables-Only Pass

In this mode, the ZR36053 outputs the JPEG abbreviated format for table specification. The abbreviated format compressed data contains only the SOI marker, quantization and/or Huffman tables (DQT and/or DHT marker segments), optional APP and/or COM marker segments, and the EOI marker. The MARKERS_EN register specifies which marker segments are to be included. The Pixel Interface is inoperative in this mode.

Tables Preload for Encoding

Prior to encoding a sequence of images with the same quantization and/or Huffman tables, this mode is used to preload the tables. The DQTI and DHTI bits of the MARKERS_EN register specify which tables to preload. If DQTI is set, the ZR36053 multiplies the quantization tables, specified in the DQT segment of Internal Memory by the Scale Factor, and stores the scaled tables in the Quantization Tables Store. If DHTI is set, it decodes the Huffman tables specifications from the DHT segment of Internal Memory, and stores the decoded tables in the Huffman Tables Store, for use in compressing the images. In this mode, the Pixel Interface and the Code Buffer are inoperative.

JPEG Lossless Compression

In a Compression Pass, if the ZR36053 finds the SOF3 frame marker in the Internal Memory, it switches to the JPEG Lossless Compression mode. JPEG Lossless compression uses a spatial algorithm, so the DCT Unit is bypassed in this mode. No quantization is performed, so the Quantization Tables Store is not used. The ZR36053 encodes the input data using the one-dimensional horizontal prediction method and Huffman coding. Up to two Huffman tables are allowed in JPEG Lossless compression. The sample precision can be from 2 to 12 bits.

Horizontally subsampled components are supported and no point transform is performed (the point transform parameter in the scan header marker segment is ignored).

DECODING MODES

JPEG Baseline Expansion

In Expansion mode, the ZR36053 reads compressed data and expands it using the inverse of the JPEG Baseline encoding algorithm. It stores the marker segments extracted from the compressed data in the Marker Segments Section of Internal Memory, where the host can access the information. When it encounters a DQT or DHT marker segment, it decodes the segment and stores the tables in the Table Stores. It expands any subsequent compressed image data using the stored tables. If the compressed data contains multiple instances of a marker segment, a new segment will overwrite the previous segment of the same type in the internal memory. This mode is also used to decode abbreviated-format tables-only data, if this method is used to preload the tables.

Fast Preview

In this mode, the ZR36053 decodes only the DC coefficients from the Baseline compressed data, and outputs them, after level-shifting to form unsigned DC values, via the Pixel Interface. Since only one sample is output for each 8 x 8 block, the result is a thumbnail version of the image, scaled down by a factor of eight horizontally and vertically. Fast Preview is considerably faster than full expansion.

Tables Preload for Decoding

The ZR36053 reads the quantization and/or Huffman tables from Internal Memory and stores them in the Table Stores for decoding compressed images that do not contain the tables in the headers. The DQTI and DHTI bits of the MARKERS_EN register specify which tables to preload. If DQTI is set, the ZR36053 multiplies the quantization tables by the Scale Factor and stores the scaled tables in the Quantization Tables Store. If DHTI is set, it decodes the Huffman tables specifications from the DHT segment of Internal Memory, and stores the decoded tables in the Huffman Tables Store. In this mode, the Pixel Interface and the Code Buffer are inoperative.

JPEG Lossless Expansion

In Expansion mode, if the ZR36053 detects the SOF3 frame marker in the compressed data, it switches to the JPEG Lossless Expansion mode. The compressed image is decoded by the inverse of the method used in the Lossless Compression mode. As in Lossless Compression, up to two Huffman tables are allowed. The sample precision can be from 2 to 12 bits. Horizontally subsampled components are supported and no point transform is performed (the point transform parameter in the scan header marker segment is ignored). Therefore if a lossless bitstream with point transform other than zero is input into the ZR36053, it will be decoded as if the point transform is zero).

QUANTIZATION AND HUFFMAN TABLES

The tables used by the ZR36053 to encode the image data are always the ones that reside in the Quantization and Huffman Table Stores. The host does not, however, write the table data directly into these Table Stores, but in the Marker Segments Section of Internal Memory. Therefore, before it can encode or decode actual image data, the ZR36053 must first have preloaded the table data in the Table Stores.

In encoding, this can be done as part of the Statistical Pass or Compression Pass (Baseline or Lossless), if the appropriate bits of the **MARKERS_EN** register are set. Alternatively, it can be accomplished as a separate operation, using Tables Preload for Encoding.

In decoding, if the marker segments preceding the compressed image data contain table specifications, the ZR36053 decodes these marker segments and preloads the tables in the Table Stores, and decodes the image using these tables. Otherwise, it uses the tables that pre-exist in the Table Stores, either decoded from a previous image expansion, or preloaded using the Tables Preload for Decoding operation.

Note that the same Huffman Table Store is used both in encoding and decoding, but the internal format of the tables is different. Therefore, after a switch from encoding to decoding, or vice versa, the Huffman Table Store is invalid, and Huffman tables must be preloaded before an image can be encoded or decoded. The internal format of the quantization tables is the same for encoding and decoding, so the Quantization Table Store remains valid after a mode switch. In encoding, however, if the Scale Factor is changed, the Quantization Table Store is clearly invalidated and must be preloaded before the new Scale Factor can take effect. If DQT is enabled in the **MARKERS_EN** register, the preload occurs automatically as part of the compression.

The Table Stores are not affected by **RESET**, and do not need to be reloaded, except as described above if the mode is changed after **RESET**.

NON-OPERATING STATES

The ZR36053 has four states in which it does not process data: Idle, Waiting, Standby, and Freeze. The host can access the Internal Memory in the Idle and Waiting states, but not in the Standby and Freeze states.

Idle

The ZR36053 enters the Idle state after these events:

- de-activation of **RESET**
- activation of **END** at the end of an encoding or decoding process
- abort of encoding, due to code volume overflow, or DCT Coefficient Buffer(s) overflow.

It remains Idle until the host issues the GO command, to initiate a new encoding or decoding process.

Waiting

In this state, the ZR36053 has stopped processing during encoding or decoding, and is waiting for a response from the host or system control circuitry in order to continue. It enters a Waiting state when **INT** is activated, i.e., a Status Register bit is set and the corresponding Interrupt Request Register bit was

enabled. The ZR36053 continues processing after the host issues the GO command.

Standby

When the device is in the Idle state, it can be switched to the Standby state to conserve power, by activation of **STDBY**. In Standby, if **CLKEN** is inactive, power consumption is further reduced. After **STDBY** is deactivated, the host must wait at least 4 **CLK_IN** cycles before the first access to Internal Memory. After reactivation of **CLKEN**, a recovery time of 5000 **CLK_IN** cycles is required before any access is allowed.

Freeze

If the **FREEZE** input is activated, the ZR36053 freezes its operation by disabling the internal processing clock. It returns to normal operation on the next **CLK_IN** after **FREEZE** is deactivated.

ENCODING OPERATION

Figure 4 is an overview of the event sequence for typical operation of one of the encoding modes. The example shown is a Compression Pass, with compressed data output in Master

mode via the Compressed Data Interface. For simplicity, the example contains one scan, and the interrupt request is assumed to be enabled only for the END status condition.




Figure 4. Event diagram for a typical encoding sequence: Compression Pass, one scan, compressed data output in master mode, interrupt request set only for END

Any encoding operation starts in the same way, regardless of the specific operating mode selected:

- Initially, after $\overline{\text{RESET}}$ is deactivated, the ZR36053 is in the Idle state, awaiting the GO command, with the $\overline{\text{END}}$ and $\overline{\text{STOP}}$ signal pins active. Alternatively, it could be in the Idle state as a result of the completion of a previous operation.
- Before the host starts the ZR36053 by issuing a GO command, the Control Registers must be initialized to their appropriate states, and the Marker Segments Section of Internal Memory must contain the JPEG marker segments needed for the desired operation. If the registers and marker segments are correctly configured from a previous operation, no action is required. Otherwise, the host can write the initialization data in the registers and marker segments at any time while the device is in the Idle state.
- After the host issues the GO command, the ZR36053 clears the END status bit, reads the Control Registers and initializes itself for the selected operating mode and interface configuration.

The continuation of the operating sequence from this point depends on the operating mode selected.

When a status (STATUS_0 or STATUS_1) register bit becomes active, the ZR36053 normally continues processing unless the corresponding interrupt request enable (INT_REQ_0 or INT_REQ_1) register bit was also set by the host. If it was set, the ZR36053 activates the $\overline{\text{INT}}$ output signal, stops processing and waits for the host to intervene. $\overline{\text{INT}}$ is deactivated when the host reads the relevant status register, and the ZR36053 continues processing after the host issues a GO command. If the TCVOVF or DATOVF status bits are set, the ZR36053 aborts processing and goes into the Idle state. The TCVOVF and DATOVF bits in the INT_REQ_1 register must be set to "1" at the beginning of an encoding operation.

Compression Pass

- The ZR36053 processes the SOF marker segment and the optional marker segments selected by the MARKERS_EN register, and transfers them to the compressed data after the SOI marker.
If the frame marker is SOF3, the ZR36053 switches to Lossless encoding operation.
- Before processing the SOS marker, the ZR36053 sets the RFM status bit. If the corresponding interrupt request is enabled, the ZR36053 activates $\overline{\text{INT}}$ and stops processing. After receiving the GO command, it re-reads the INT_REQ_(1,2) and MARKERS_EN registers and transfers the specified marker segments to the compressed data. If more than one scan is required, as specified in the OPTIONS register, the ZR36053 sets RFM as above before processing each SOS marker, and re-reads MARKERS_EN after receiving the GO command. The host can use this mechanism to insert optional marker segments before each scan, if required. Also, since the Internal Memory has space for only four SOS marker segments, the same mechanism is used if more than four scans are required. In this case, when the ZR36053 stops before the fifth scan, the host can update

the scan marker segments in the internal memory before continuing.

If the MARKERS_EN register specifies an APP (or COM) segment, and the desired segment length is more than 64 bytes, it can be transferred in 64 byte sections if the APP (or COM) interrupt request bit is enabled in the INT_REQ_0 register. When initializing the Internal Memory, the host writes the first 64 bytes of the segment. Each time the Encoding Unit has completed transfer of a 64 byte section to the Code Buffer, the ZR36053 sets the APP (or COM) status bit, activates $\overline{\text{INT}}$, and waits for the host to write the next section in the Internal Memory. After transferring the last section of 64 or fewer bytes, the ZR36053 continues processing without setting the status bit or activating the interrupt.

- When the ZR36053 processes the SOS marker for the first scan, it calculates the number of blocks (or samples for Lossless compression) of each component of the scan in the MCU, and transfers the scan marker segment to the Code Buffer. When it is ready to accept image data, it sets the RFD status bit, and deactivates $\overline{\text{STOP}}$. The system can then start supplying image data for the first scan.
- The ZR36053 processes the image data and outputs the compressed data. In JPEG Baseline compression, the DCT Unit computes the DCT of each block, and the Encoding Unit quantizes the transformed samples and Huffman codes the quantized samples. In Lossless compression, the Encoding Unit calculates the prediction for each sample, and Huffman codes the predicted value. It writes the compressed data in the Code Buffer, from where it is sent to the compressed data interface or the host interface, as specified in the HARDWARE control register.

In a Compression Pass with Bit Rate Control, the ZR36053 also computes the activity measure of each block before encoding it, and allocates a variable number of compressed data bits to the block, based on the Allocation Factor but not exceeding the number specified in the MBCV register. If the encoded block requires more bits than the allocated number, the ZR36053 truncates the compressed data for the block in a manner that preserves JPEG Baseline compatibility.

If the OVF bit of the OPTIONS register is set, and the accumulated code volume exceeds the limit specified by the TCV_NET register at any time during the encoding, the Encoding Unit stops writing compressed data into the Code Buffer, and the ZR36053 aborts the Compression Pass completely, sets the TCVOVF status bit, and goes into the Idle state.

- When the system activates the $\overline{\text{EOS}}$ input, indicating the last data sample of the scan, the ZR36053 activates $\overline{\text{STOP}}$.
- At the end of the first scan only, if the DNL bit of the MARKERS_EN register is set, the Encoding Unit transfers the DNL marker segment from Internal Memory to the Code Buffer. DNL is disregarded in all other scans.
- If more than one scan is required, as indicated by the OPTIONS register, the ZR36053 sets the RFM status bit and compresses the second scan.
- After completing the last scan, the ZR36053 writes the Accumulated Code Volume, Truncated Accumulated Code Volume (if Bit Rate Control is used), and Total Activity in the respective registers. Optionally, it calculates a new Scale

Factor and writes it in the SF register. It appends an EOI marker to the compressed data, sets the END status bit, activates $\overline{\text{END}}$, and goes into the Idle state.

Statistical Pass

Operation of the Statistical Pass is similar to a Compression Pass, except that the ZR36053 does not output compressed data. If they are set, the APP, COM, DRI, DQT, DHT, and DNL bits of the MARKERS_EN register are ignored in a Statistical Pass. The OVF bit of the OPTIONS register is also ignored. A Statistical Pass proceeds as follows:

- The ZR36053 processes the SOF marker segment, and sets the RFM status bit.
- The ZR36053 processes the SOS marker for the first scan, sets the RFD status bit, and deactivates $\overline{\text{STOP}}$. The system can then start supplying image data for the first scan.
- The ZR36053 processes the image data, until the EOS input indicates the last data sample of the scan, and activates $\overline{\text{STOP}}$.
- If more than one scan is required, as indicated by the OPTIONS register, the ZR36053 sets the RFM status bit and processes the second scan.
- After the last scan, the ZR36053 computes the new Scale Factor and the Allocation Factor.
- At the end of a stand-alone Statistical Pass, the ZR36053 writes the new Scale Factor, the Allocation Factor, the Accumulated Code Volume, and the Total Activity in the respective registers, sets the END status bit, activates $\overline{\text{END}}$, and goes into the Idle state.

If the Statistical Pass is part of a two-pass Auto Bit Rate Control operation, the ZR36053 continues immediately with the Compression Pass, using the new Scale Factor, and writes the ACV_NET, ACT, and ACV_TRUN into their appropriate registers in the Internal Memory at the end of the Compression Pass.

Tables-Only Pass

- The ZR36053 processes the SOF marker segment and any of the DQT, DHT, APP, and COM optional marker segments that are selected by the MARKERS_EN register. The ZR36053 transfers the selected optional marker segments to the compressed data after an SOI marker.
- If an APP or COM segment is longer than 64 bytes, it can be transferred by the means described for the Compression Pass.
- The ZR36053 appends an EOI marker to the compressed data, sets the END status bit, activates $\overline{\text{END}}$, and goes into the Idle state.

Tables Preload for Encoding

- The ZR36053 preloads the tables specified by the DQTI and DHTI bits of the MARKERS_EN register. If DQTI is set, the ZR36053 reads the quantization tables specified in the DQT marker segment of the Internal Memory, multiplies them by the Scale Factor, and stores them in the Quantization Table Store (the scaled quantization tables in the quantization table store are the ones that will be used in a compression pass). If DHTI is set, the ZR36053 decodes the Huffman tables specified in the DHT segment of the Internal Memory, and stores the decoded tables in the Huffman Table Store.
- It sets the END status bit and activates the $\overline{\text{END}}$ signal, and goes into the Idle state.

DECODING OPERATION

Figure 5 is an overview of the event sequence for typical decoding operation. The example shown is for full Expansion, with compressed data input in DMA mode. For simplicity, a single scan is shown and it is assumed that no interrupt request is enabled.

A decoding operation starts as follows:

- Initially, after $\overline{\text{RESET}}$ is deactivated, the ZR36053 is in the Idle state, awaiting the GO command, with the $\overline{\text{END}}$ and $\overline{\text{STOP}}$ signal pins active. Alternatively, it could be in the Idle state as a result of the completion of a previous operation.
- Before the host starts the ZR36053 by issuing a GO command, the Control Registers must be initialized to their appropriate states. If the registers are correctly configured from a previous decoding operation, no action is required. Otherwise, the host can write the initialization data in the registers at any time while the device is in the Idle state.

- After the host issues the GO command, the ZR36053 clears the END status bit, reads the Control Registers and initializes itself for the selected operating mode and interface configuration.

The continuation of the operating sequence from this point depends on the operating mode selected.

When a status register bit becomes active, the ZR36053 continues processing unless the corresponding interrupt request register bit was also set by the host. If it was set, the ZR36053 activates the $\overline{\text{INT}}$ output signal, stops processing and waits for the host to intervene. $\overline{\text{INT}}$ is deactivated when the host reads the status register, and the ZR36053 continues processing after the host issues a GO command.




Figure 5. Event diagram for a typical decoding sequence: one scan, compressed data input in DMA mode, no interrupt requests set

Expansion (Full or Fast Preview)

- The ZR36053 reads compressed data from the Compressed Data Interface or the Host Interface, as selected by the **HARDWARE** register, into the Code Buffer.

Whenever it encounters a marker segment, it writes the segment in the appropriate location in Internal Memory, decodes the information contained in the segment and sets the appropriate marker bit in the **STATUS_0** register. If the corresponding interrupt request is enabled, the ZR36053 stops processing the compressed data, activates **INT**, and waits for the host to restart processing by issuing the **GO** command.

If an APP (or COM) marker is encountered, and the length of the segment is greater than 64 bytes, the host can read it out by a method similar to that used in encoding, if the APP (or COM) interrupt request is enabled. The ZR36053 writes 64 bytes at a time (or fewer in the last section) in the internal memory, sets the APP (or COM) status bit, and waits for the host to intervene and read the data. If the interrupt request bit was not set, the ZR36053 writes the first 64 bytes of the segment into internal memory and continues processing, discarding the remainder of the segment.

- If the frame marker is SOF3, the ZR36053 switches to JPEG Lossless decoding.
- The ZR36053 decodes the SOS marker segment, and determines the number of blocks (JPEG Baseline) or samples (JPEG Lossless) of each component of the scan (in the MCU). The ZR36053 then sets the RFD status bit when it has completed processing the markers and the Pixel Interface is ready to send out the first image samples.

- The ZR36053 decodes the first scan of the compressed image and outputs the expanded image samples via the Pixel Interface. It outputs an **EOS** signal together with the last sample of the scan, and sets the RFM status bit at the same time.
- If there is more than one scan, the ZR36053 repeats the scan decoding until all scans have been processed.
- The ZR36053 sets the **END** status bit, activates the **END** signal, and goes to the Idle state.

Note: At the end of a decoding process, the ZR36053 may perform up to two extra read cycles after the EOI marker before going idle, potentially resulting in the loss of the first one or two bytes of the following image (the SOI marker). There are two ways to handle this: in the ZR36050-compatible mode, the system must allow the ZR36053 to read up to two bytes (any value, but "FF" is recommended for compatibility with the JPEG syntax) after the EOI marker; or optionally, the ZR36053 can be programmed to automatically reconstruct the lost SOI marker bytes.

Tables Preload for Decoding

- The ZR36053 preloads the tables specified by the DQT and DHT bits of the **MARKERS_EN** register. If DQT is set, the ZR36053 reads the quantization tables specified in the DQT marker segment of the Internal Memory, multiplies them by the Scale Factor, and stores them in the Quantization Table Store. If DHT is set, the ZR36053 decodes the Huffman tables specified in the DHT segment of the Internal Memory, and stores the decoded tables in the Huffman Table Store.
- It sets the **END** status bit and activates the **END** signal, and goes into the Idle state.

FREEZE OPERATION

The **FREEZE** signal freezes all ZR36053 operations. It is sampled on the rising edge of **CLK_IN**. Once **FREEZE** is sampled, all buses float immediately, and the activities of the ZR36053 are frozen in their current state. The output control signals that are activated on the same rising edge of **CLK_IN**




Figure 6. Freeze Operation for Compressed Data Memory Write Cycle with CFIS=01

that samples **FREEZE** will be activated but frozen in their new states. However, the activation of the control signals that become active with 0.5 DCLK delay with respect to rising edge of **CLK_IN** (for example, CRD, CWR) will be delayed until **FREEZE** is deactivated. Figures 6 and 7 show an example of Freeze and Normal operation for compressed Data memory write cycle with CFIS=01 (2 CLK_IN cycles).




Figure 7. Normal Operation for Compressed Data Memory Write Cycle with CFIS=01

INTERFACES

In the diagrams illustrating operation of the interfaces, an arrow linking signal transitions indicates the causal relationship of the transitions. An arrow terminating on a circle designates the point at which the indicated signal is sampled.

Host Interface

The Host Interface is used to access the Internal Memory (Control Registers and JPEG Marker Segments) of the ZR36053. It can also optionally be used to transfer the compressed data to and from the ZR36053. There are 4 categories of host interface bus cycle:

- Internal Memory read and write by the host
- Interrupt acknowledgment
- Slave mode Compressed Data Transfer
- DMA mode Compressed Data Transfer

Note that, although the Host Interface behaves as an asynchronous interface, its control signals are internally synchronized to CLK_IN, and CLK_IN must be toggling and enabled by CLKEN in order for the Host Interface to operate.

Internal Memory Read and Write

Internal Memory read and write by the host is always 8 bits wide, using the DATA, ADDR, $\overline{CS}$, $\overline{RD}$, and $\overline{WR}$ signal pins.

Figure 8 and Figure 9 show read and write cycles, respectively. A bus cycle starts when the host drives $\overline{CS}$ low, and ends when $\overline{CS}$ goes high. ADDR and $\overline{CS}$ must be stable throughout the cycle and must overlap the $\overline{RD}$ or $\overline{WR}$ pulse. ADDR is sampled with the falling edge of $\overline{RD}$ or $\overline{WR}$.

In a read cycle, the Host Interface drives the DATA bus when $\overline{CS}$ and $\overline{RD}$ are both active.




Figure 8. Parameter Read by Host

In a write cycle the Host Interface latches the data on the rising edge of $\overline{WR}$. Data must be valid before the trailing edge of $\overline{WR}$; it need not be valid before the leading edge. Note that the GO command is a write of arbitrary data to address 0.




Figure 9. Parameter Write by Host

Interrupt Acknowledgment Cycle

The Host Interface activates $\overline{INT}$ when one of the STATUS_0 or STATUS_1 register bits (with the exception of the DATRDY bit) becomes active, and the corresponding bit in INT_REQ_0 or INT_REQ_1 is set. When the host reads the status register containing the active bit, or gives the GO command, the status register is cleared and the Host Interface deactivates $\overline{INT}$.

Figure 10 shows activation of $\overline{INT}$, and its deactivation in response to a status read.




Figure 10. Interrupt Acknowledgment by Read of the Status Register

Slave Mode Compressed Data Transfer

In Slave mode, the host reads the compressed data from the memory-mapped Compressed Data register in encoding, or writes it into this register in decoding. Compressed data transfers can be 8 or 16 bits wide, as specified by the BSWD bit in the HARDWARE register. In a 16 bit transfer, the CODE bus acts as an extension of the DATA bus. The lower numbered byte (the byte that would have been transferred earlier in 8 bit transfers) is read or written on the CODE or DATA bus, depending on the BELE bit in the HARDWARE register. In 16-bit transfers, if the last transfer of compressed data requires only one byte, the ZR36053 appends a FF byte to complete the 16 bits in encoding, and in decoding, the host can append an arbitrary byte.

In encoding, the ZR36053 indicates that 8 or 16 bits of compressed data are ready to be read out, by setting the DATRDY bit in the STATUS_1 register. If the corresponding bit in INT_REQ_1 is set, the Host Interface activates $\overline{\text{DINT}}$. When the host reads the Compressed Data register, the ZR36053 clears DATRDY and deactivates $\overline{\text{DINT}}$, as shown in Figure 11.




Figure 11. Slave Read of Compressed Data in Encoding

In decoding, active $\overline{\text{DINT}}$ indicates that the ZR36053 is ready to receive the next 8 or 16 bits of compressed data. When the host writes the data in the Compressed Data register, the ZR36053 clears DATRDY and deactivates $\overline{\text{DINT}}$, as shown in Figure 12.




Figure 12. Slave Write of Compressed Data in Decoding

Note that if the DATRDY bit in the INT_REQ_1 register is not set, the Host Interface does not activate $\overline{\text{DINT}}$. The host can, however, still determine whether new compressed data is ready or needed, by polling the STATUS_1 register to determine the state of DATRDY.

Note: Polling the status register causes the DATRDY bit to be cleared.

DMA Compressed Data Transfer

In DMA mode, the Host Interface requests a DMA Compressed Data Transfer by activating $\overline{\text{DREQ}}$, and the host system's DMA controller acknowledges the transfer with $\overline{\text{DACK}}$. In encoding, the DMA controller reads the data by activating $\overline{\text{RD}}$. In decoding, the Host Interface latches the data on the trailing edge of $\overline{\text{WR}}$. The ZR36053 does not output a $\overline{\text{DREQ}}$ until the $\overline{\text{DACK}}$ signal to the previous $\overline{\text{DREQ}}$ has been deactivated. In both cases $\overline{\text{DREQ}}$ is deactivated by $\overline{\text{RESET}}$, or by $\overline{\text{DACK}}$.

In the encoding modes, the ZR36053 outputs $\overline{\text{END}}$ only after the EOI marker (FFD9) has been read and its corresponding $\overline{\text{DACK}}$ signal has been deactivated.

The transfers can be 8 or 16 bits wide, as specified by the BSWD bit in the HARDWARE register. In 16 bit transfers, the CODE bus acts as an extension of the DATA bus. The lower numbered byte (the byte that would have been transferred earlier in 8 bit transfers) is read or written on either the CODE or DATA bus, depending on the BELE bit in the HARDWARE register. In 16-bit transfers, if the last transfer of compressed data requires only one byte, the ZR36053 appends a FF byte to complete the 16 bits in encoding, and in decoding, the host can append an arbitrary byte.

Figure 13 and Figure 14, respectively, show DMA Compressed Data Transfer cycles in encoding and decoding.




Figure 13. DMA Read of Compressed Data in Encoding




Figure 14. DMA Write of Compressed Data in Decoding

Compressed Data Interface

When the MSTR bit of the HARDWARE register is set, the ZR36053 transfers compressed data using the Compressed Data Interface, directly accessing the external compressed data memory in a Master mode. Data transfers are 8 bits wide, using the CODE bus and the control signals $\overline{CCS}$, $\overline{COE}$, $\overline{CWE}$, $\overline{CAEN}$.

The $\overline{CBUSY}$ input can be used by the external compressed data memory control logic, to suppress read or write access by the Compressed Data Interface when the memory is temporarily unavailable. $\overline{CBUSY}$ is sampled one CLK_IN prior to the beginning of a bus cycle, and its state determines whether the bus cycle is executed or suppressed.

The Compressed Data Interface does not provide the address signals to the compressed data memory. The memory must appear to the interface as a FIFO. $\overline{CAEN}$, which is activated on each access, can be used by the memory control logic to enable an address counter.

The cycle time of master mode transfers can be from one to eight CLK_IN cycles, as specified by the CFIS field of the HARDWARE register. A new bus cycle can begin immediately after the end of the previous cycle.

A bus cycle starts when the Compressed Data Interface activates $\overline{CCS}$. $\overline{CCS}$ is stable throughout the bus cycle, and $\overline{CAEN}$ is active during the last CLK_IN cycle of the bus cycle. In back-to-back bus cycles, $\overline{CCS}$ is active continuously.

In a read cycle, executed during decoding, $\overline{COE}$ goes active 0.5 CLK_IN period after the beginning of the cycle, and remains active until the end of the cycle. The memory must drive data on the CODE bus while $\overline{COE}$ is active. The Compressed Data Interface latches the data on the trailing edge of $\overline{COE}$.

In a write cycle, executed during encoding, $\overline{CWE}$ goes active 0.5 CLK_IN period after the beginning of the cycle, and remains active until the end of the cycle. The Compressed Data Interface drives CODE with valid data for the duration of the bus cycle.

When the Compressed Data Interface is inactive, the CODE bus floats, and is pulled low by the internal pull-down devices. The interface control signals are driven high.

Figure 15 and Figure 16 show examples of read and write cycles, with CFIS = 001 (2 CLK_IN cycles per bus cycle). In these examples, $\overline{CBUSY}$ is sampled first inactive, to enable a bus cycle, then active to suppress the start of the next bus cycle. The dashed lines depict the potential bus cycle that was suppressed.

Note: with CFIS = 000 (1 CLK_IN cycle per bus cycle), if the control logic activates $\overline{CBUSY}$ on the rising edge of CLK_IN, the ZR36053 can potentially perform two more CODE accesses: one in the CLK_IN cycle in which $\overline{CBUSY}$ was activated, and one in the next cycle.




Figure 15. Master Mode Compressed Data Read in Decoding, Shown for Bus Cycle Time of Two CLK_IN




Figure 16. Master Mode Compressed Data Write in Encoding, Shown for Bus Cycle Time of Two CLK_IN

Pixel Interface

The pixel interface operates synchronously in all modes of operation, transferring an image data sample in or out every CLK_IN, when enabled to do so. The $\overline{DSYNC}$ and $\overline{STOP}$ signals control the flow of data on the PIXEL bus, $\overline{DSYNC}$ indicating which clock cycles contain valid data, and $\overline{STOP}$ acting as a request to halt data transfer for an arbitrary time interval. An additional signal, $\overline{EOS}$, indicates the end of a scan. In encoding modes, PIXEL, $\overline{DSYNC}$ and $\overline{EOS}$ are inputs and $\overline{STOP}$ is an output, whereas in decoding modes, PIXEL, $\overline{DSYNC}$ and $\overline{EOS}$ are outputs and $\overline{STOP}$ is an input.

In the JPEG Baseline encoding and decoding modes, image data is transferred on the PIXEL bus a block at a time, and $\overline{DSYNC}$ indicates the beginning of a block. $\overline{DSYNC}$ is active for one CLK_IN cycle, preceding the first sample of a block, and is always followed by a burst of 64 image samples.

In the Fast Preview decoding mode, and in JPEG Lossless encoding and decoding, where image data is transferred in a line by line raster, $\overline{DSYNC}$ is active in the CLK_IN cycle preceding each sample.

JPEG Baseline Encoding

In JPEG Baseline encoding, the Pixel Interface samples the most significant eight bits of the PIXEL bus.

Figure 17 shows two consecutive blocks of image samples being input at the beginning of a scan, or after a break in data transfer. Note that the figure shows the second block immediately following the first, however, this is not necessarily the case. The first sample of the second block could be separated from the last sample of the first block by any number of clocks, by delaying the activation of $\overline{DSYNC}$.




Figure 17. Beginning of a Scan in JPEG Baseline Encoding

Figure 18 shows activation of $\overline{STOP}$ by the Pixel Interface, and the required response of the external system logic in halting the flow of samples. The Pixel Interface activates $\overline{STOP}$ when three of the four Coefficient Buffers are full, so the system must respond by halting after the last sample of the current block.

The system must activate $\overline{EOS}$ together with the last image sample of a scan, as shown in Figure 19. Note: EOS and DSYNC must not be activated simultaneously in encoding.

JPEG Baseline Decoding

In JPEG Baseline decoding, the Pixel Interface places the data samples on the most significant eight bits of the PIXEL bus and zeros the other four bits.

Figure 20 and Figure 21 show the beginning and end of a scan, respectively, in JPEG Baseline decoding.




Figure 18. System Response to $\overline{STOP}$ in JPEG Baseline Encoding




Figure 19. Activation of $\overline{EOS}$ at end of Scan in JPEG Baseline Encoding




Figure 20. Beginning of a Scan in JPEG Baseline Decoding




Figure 21. Activation of $\overline{\text{EOS}}$ at end of Scan in JPEG Baseline Decoding

In the example shown in Figure 20, the second block follows the first with no break. This, however is not necessarily so; the first sample of the second block could be separated from the last sample of the first block by any number of clocks. For further discussion of this, see the DATA FLOW CONTROL section.

Note that if the system logic activates $\overline{\text{STOP}}$ at least 24 clock cycles before the last data sample of the current block, the Pixel Interface halts the flow of data at the end of the current block. Otherwise, it halts the flow at the end of the next block.

Fast Preview Decoding

Figure 22 shows operation of the Pixel Interface in Fast Preview decoding. It includes the $\overline{\text{EOS}}$ output indicating the end of a

scan. Note that in this mode, the Pixel Interface activates $\overline{\text{EOS}}$ within 64 CLK_IN cycles after the last sample of the scan appears on the PIXEL bus.

For each decoded block, the Pixel Interface outputs one unsigned sample representing the DC coefficient of the block, on the most significant eleven bits of the PIXEL bus, and forces the least significant bit to zero. A sample can follow the previous sample immediately, on the next clock, or the consecutive samples can be separated by any number of clock cycles. In the example shown, the last sample is separated from the previous one by one clock cycle.




Figure 22. Fast Preview Decoding, Showing $\overline{\text{EOS}}$ at end of Scan

JPEG Lossless Encoding and Decoding

Figure 23 and Figure 24 show operation of the Pixel Interface in JPEG Lossless encoding and decoding. The number of PIXEL bus bits used depends on P, the sample precision parameter in the JPEG frame header. If P specifies fewer than 12 bits, the most significant P bits of the PIXEL bus are used. In decoding, the Pixel Interface forces the unused bits to zero.

In encoding or decoding, a sample can follow the previous sample immediately on the next clock, or the consecutive samples can be separated by any number of clock cycles.

In encoding, the system logic must activate $\overline{\text{EOS}}$ together with the last sample of the scan. In decoding, the Pixel Interface activates $\overline{\text{EOS}}$ within 64 CLK_IN cycles after the last sample of the scan appears on the PIXEL bus. Note: EOS and DSYNC must not be activated simultaneously in encoding.

If the Pixel Interface activates $\overline{\text{STOP}}$ during JPEG Lossless encoding, the system logic must deactivate $\overline{\text{DSYNC}}$ to halt the flow of data samples, within at most three CLK_IN cycles.

If the system logic activates $\overline{\text{STOP}}$ during JPEG Lossless decoding, the Pixel Interface deactivates $\overline{\text{DSYNC}}$ one CLK_IN cycle after it samples the active $\overline{\text{STOP}}$




Figure 23. JPEG Lossless Encoding




Figure 24. JPEG Lossless Decoding

DCT Coefficients Output

In JPEG Baseline encoding and decoding, the DCT coefficients are output on the auxiliary COEF bus. The $\overline{\text{CSYNC}}$ synchronizing signal indicates the beginning of a block of coefficients. The coefficients of a block are output in column order, starting with the DC coefficient.

In encoding, the COEF bus outputs the DCT coefficients (before quantization) of the block that was previously input on the PIXEL bus, with a total delay of 81 CLK_IN cycles, as shown in Figure 25. If, however, there is a break in the flow of data on the PIXEL bus causing a gap between the last data sample of block N and the first sample of block N+1, the same gap is reflected into the COEF bus with a delay of 16 clock cycles. That is to say,

the gap appears between the last coefficient of the coefficient block N-1 and the first coefficient of block N.

In decoding, the COEF bus outputs the DCT coefficients (after dequantization) 80 CLK_IN cycles in advance of the next block that will be output on the PIXEL bus, as shown in Figure 26. If, however, there is a gap between the last coefficient of block N and the first coefficient of block N+1, the same gap appears 16 clocks later on the PIXEL bus, between the last data sample of block N-1 and the first sample of block N.




Figure 25. Coefficient Output in JPEG Baseline Encoding




Figure 26. Coefficient Output in JPEG Baseline Decoding

DATA FLOW CONTROL

Ideally, image data and compressed data flow into or out of the ZR36053 at the maximum possible rate, without breaks. In practice, however, there are sometimes internal or external conditions that necessitate a break in the data flow.

Encoding

- **Missing $\overline{\text{DSYNC}}$.** $\overline{\text{DSYNC}}$ allows the external system, for example a strip or frame buffer controller, to affect the flow of image data into the Pixel Interface in encoding.
If $\overline{\text{DSYNC}}$ is not activated together with the last image data sample of a block, the Pixel Interface stops sampling input data of the next block, until it samples $\overline{\text{DSYNC}}$ active again. The ZR36053 completes processing of all data that was input prior to the missing $\overline{\text{DSYNC}}$, outputs the DCT coefficients of the current block, and then enters a Waiting state. The ZR36053 resumes sampling and processing of image data upon receiving the next $\overline{\text{DSYNC}}$ activation.
There is no lower or upper limit on the duration of the break between the missing $\overline{\text{DSYNC}}$ and the next activation of $\overline{\text{DSYNC}}$.
- **Activation of $\overline{\text{CBUSY}}$.** In Master mode Compressed Data Transfer, the external compressed data memory control logic can activate $\overline{\text{CBUSY}}$ at any time, to signal the Compressed Data Interface that the memory bus is busy.
If the Compressed Data Interface detects $\overline{\text{CBUSY}}$ active, it completes the current write cycle (if one has started), and ceases writing compressed data. It resumes writing when $\overline{\text{CBUSY}}$ becomes inactive.
While $\overline{\text{CBUSY}}$ is active, the Encoding Unit continues to encode the coefficients in the Coefficient Buffers until the Code Buffer is full. The Pixel Interface continues to transfer data samples to the DCT Unit until three of the four Coefficient Buffers are full, as described in the next section.
There is no upper limit on the duration of active $\overline{\text{CBUSY}}$. The lower limit is one CLK_IN.
- **Coefficient Buffers full.** If the internal Code Buffer becomes full in baseline encoding, due to local complexity of the image or activation of $\overline{\text{CBUSY}}$, the Pixel Interface continues to input image data until three of the four DCT Coefficient Buffers are full. When $\overline{\text{DSYNC}}$ of a fourth block arrives, the Pixel Interface activates $\overline{\text{STOP}}$, but continues to input the image data of the fourth block.
 $\overline{\text{STOP}}$ is always activated 42 clocks before the last sample of the block, and may go inactive at any time. If $\overline{\text{STOP}}$ becomes active, the system control logic must halt the flow of image data to the Pixel Interface at the end of the current block. If it does not, and $\overline{\text{STOP}}$ is still active, the Coefficient Buffers overflow and data is lost, the DATOVF status bit is set, and the ZR36053 aborts the encoding process and goes into the Idle state.
In lossless encoding, the system must halt the flow of pixels within 3 clock cycles of activation of $\overline{\text{STOP}}$. $\overline{\text{STOP}}$ will always remain active for at least 3 clock cycles, and inactive for at least 3 clock cycles.

Decoding

- **Active $\overline{\text{STOP}}$.** In decoding, the system control logic can break the flow of data samples from the Pixel Interface by activating $\overline{\text{STOP}}$. In order to prevent the output of the next block, $\overline{\text{STOP}}$ has to be activated at least 24 CLK_IN cycles before the last image sample of the current block that is being output and must remain active at least until the end of the current block. While $\overline{\text{STOP}}$ remains active, the ZR36053 continues to decode compressed data, until the Coefficient Buffers are full.
Upon deactivation of $\overline{\text{STOP}}$, the ZR36053 outputs the next $\overline{\text{DSYNC}}$ followed by its corresponding image data block at least 17 CLK_IN cycles after deactivation of $\overline{\text{STOP}}$.
- **Activation of $\overline{\text{CBUSY}}$.** In Master mode Compressed Data Transfer, the external compressed data memory control logic can activate $\overline{\text{CBUSY}}$ at any time, to signal the Compressed Data Interface that the memory bus is busy. The Compressed Data Interface strobes $\overline{\text{CBUSY}}$ on the rising edge of CLK_IN.
If $\overline{\text{CBUSY}}$ is activated at least one CLK_IN prior to the beginning of a read or write cycle, then the next read or write cycle will not be performed. It resumes reading when $\overline{\text{CBUSY}}$ becomes inactive.
There is no upper limit on the duration of active $\overline{\text{CBUSY}}$. The lower limit is one CLK_IN.
- **Slow compressed data transfer.** If Compressed Data Transfer is slowed, because $\overline{\text{CBUSY}}$ was activated or the Compressed Data Interface bus cycle is long in Master mode, or because of slow host response in Slave or DMA modes, the next Coefficient Buffer may not be fully assembled by the time it is needed for continuous image data flow.
In this case, the Pixel Interface does not activate $\overline{\text{DSYNC}}$ together with the last output sample of the current block, and therefore does not immediately start to output the data samples of the next block. As soon as the next complete block has been decoded and is ready for output, the Pixel Interface activates $\overline{\text{DSYNC}}$ followed by the image data.

INTERNAL MEMORY FORMAT

The ZR36053 Internal Memory serves as a communication interface between the ZR36053 and the host. The host determines the operating modes and options of the ZR36053, the encoding/decoding parameter values, and the JPEG marker segments by writing the appropriate data into the ZR36053 Internal Memory. It is also used to exchange auxiliary data between the ZR36053 and the host.

The Internal Memory is divided into two parts; Control Register section, and JPEG Marker Segment section.

The Control Register section contains a virtual register for the GO command; configuration registers; the Markers Enable register; code volume registers (target and actual accumulated); scale and allocation factor registers; a Total Activity register; Status registers; and Interrupt Request enable registers.

The JPEG Marker Segment section contains the JPEG marker segments to be transferred to the compressed data bit stream during the encoding process. It is also used to save the JPEG

marker segments extracted by the ZR36053 from the compressed data during the decoding process.

The Compressed Data Input/Output register, for Compressed Data Transfer in Slave mode, is also mapped in the Internal Memory space.

The Internal Memory is organized in bytes and the description of each byte is given in this section. Multiple-byte quantities are always stored together, with the most-significant byte at the lowest address, and the least-significant byte at the highest address. Reserved registers in the Internal Memory are for the ZR36053 use only and must not be accessed by the host. The values/markers that appear in brackets [] must be written with the specified values and are represented in hexadecimal.

All internal memory registers can be accessed by the host except the reserved registers.

The Internal Memory address and compulsory data values are specified as hexadecimal numbers. But note that quantization and Huffman table indices are in decimal representation.

CONTROL REGISTERS DESCRIPTION

GO Register

GO Command. The GO command is used to start a new pass in the encoding/decoding modes, and continuation of the compression/expansion operation after an interrupt signal is issued, except for a DATRDY interrupt.

The GO command is executed by asserting a $\overline{WR}$, $\overline{CS}$, and $ADDR=0$ in conjunction with random data or float of the DATA bus.

HARDWARE Register

The fields of this register set the parameters of the host and compressed data interfaces: Slave, DMA or Master mode transfer of compressed data, Compressed Data Transfer width (8 bits or 16 bits) in Slave and DMA modes, and the Compressed Data Transfer cycle time in Master mode.

In Master mode, the compressed data is transferred on the CODE bus. In 8 bit Slave and DMA modes, it is transferred on the DATA bus. In 16 bit Slave and DMA modes, the DATA bus is extended to 16 bits by the CODE bus. In the 16 bit DMA/SLAVE mode, if BELE is set to "0", the first byte and all other even numbered bytes are output on the DATA bus, and the second byte and all other odd numbered bytes are output on the CODE bus. If BELE is set to "1", the above byte order is reversed. Table 3 shows the programming of the HARDWARE register for each of the interface modes. Table 2 shows the interpretation of the CFIS field. See also the "INTERFACES" section.

The SOIR bit controls the automatic reconstruction of the SOI marker, in motion decompression. As described on page 18, all or part of an SOI marker can be lost when it follows immediately after the EOI marker of the previous image. If SOIR is "1", the ZR36053 automatically reconstructs the potentially lost SOI marker. If SOIR is "0", the marker is not reconstructed and the ZR36053 behaves exactly like the ZR36050.

BSWD	MSTR	DMA	CFIS	CFIS	CFIS	SOIR	BELE
------	------	-----	------	------	------	------	------

Figure 27. HARDWARE Register

Table 2. CFIS In Master Mode

CFIS	Compressed Data Interface Bus Speed
000	1 CLK_IN per cycle
001	2 CLK_IN per cycle
010	3 CLK_IN per cycle
011	4 CLK_IN per cycle
100	5 CLK_IN per cycle
101	6 CLK_IN per cycle
110	7 CLK_IN per cycle
111	8 CLK_IN per cycle

MODE Register

Bits 7:2 of this register select the operating Mode of the device. Refer to Tables 4, 5, 7, 8.

COMP	ATP	PASS2	TLM	DC Only	BRC	FSF	0
------	-----	-------	-----	---------	-----	-----	---

Figure 28. MODE Register

The FSF bit selects the “Fixed Scale Factor” option. When this bit is “1”, the scale factor is not updated at the end of a compression pass. When it is “0”, the scale factor is updated at the end of every Compression Pass (with or without Bit Rate Control), as described on page 11.

For full ZR36050 compatibility, FSF must be “0”.

OPTIONS Register

Used only in Encoding modes. The fields of this register select the Overflow detection option (OVF), and the number of scans to be compressed (NSCN). Refer to Tables 4, 5, 6, 7, 8.

NSCN	NSCN	NSCN	OVF	0	0	0	0
------	------	------	-----	---	---	---	---

Figure 29. OPTIONS Register

MBCV Register

This parameter specifies the Maximum Block Code Volume. MBCV imposes an upper limit on the number of bits that are used to encode a block. It is active only in the Compression Pass with Bit Rate Control and Auto Bit Rate Control modes.

The logical value of MBCV is twice its literal value. MBCV=01 represents two bits, and MBCV=FF represents 510 bits.

Table 3. Programming the ZR36053 Bus Interfaces For Compressed Data Transfer

Data Transfer Mode	BSWD	MSTR	DMA	CFIS	BELE
Master mode	0	1	0	0-7	x
Slave mode with 8-bit compressed data bus	0	0	0	0	x
Slave mode with 16-bit compressed data bus	1	0	0	0	0/1
DMA mode with 8-bit compressed data bus	0	0	1	0	x
DMA mode with 16-bit compressed data bus	1	0	1	0	0/1

Table 4. Programming the ZR36053 for Encoding Modes

Encoding Mode	COMP	ATP	PASS2	TLM	DC Only	BRC	NSCN	OVF
JPEG Baseline Compression Pass	1	0	1	0	0	0	0-7	0/1
Auto Bit Rate Control (two-pass)	1	1	0	0	0	1	0-7	0/1
Statistical Pass	1	0	0	0	0	1	0-7	0
Compression Pass with Bit Rate Control	1	0	1	0	0	1	0-7	0/1
Tables-only Pass	1	0	1	1	0	0	0	0
Tables Preload for Encoding	1	0	0	1	0	0	0	0

Table 5. Programming the ZR36053 for JPEG Lossless Encoding Mode

JPEG Lossless Encoding Mode	COMP	ATP	PASS2	TLM	DC Only	BRC	NSCN	OVF
JPEG Lossless Compression Pass	1	0	1	0	0	0	0-7	0

Table 6. Interpretation of NSCN in the OPTIONS Register

NSCN	Number of Scans	NSCN	Number of Scans
000	1 scan	100	5 scans
001	2 scans	101	6 scans
010	3 scans	110	7 scans
011	4 scans	111	8 scans

MARKERS_EN Register

In encoding, this register specifies which of the optional marker segments (APP, COM, DRI, DNL, DQT, DHT) to include in the compressed data. The DQTI and DHTI fields of this register are used in Table Preload for encoding and decoding, to specify which tables to preload. DHTI can also be used to load Huffman tables in a compression pass.

APP	COM	DRI	DQT	DHT	DNL	DQTI	DHTI
-----	-----	-----	-----	-----	-----	------	------

Figure 30. MARKERS_EN Register

The ZR36053 performs the following actions if the bits of MARKERS_EN are enabled:

APP. Reads the Application segment from the Internal Memory and writes it to the compressed data (Compression Pass or Tables-only Pass).

COM. Reads the Comment segment from the Internal Memory and writes it to the compressed data (Compression Pass or Tables-only Pass).

DRI. Enables the restart mechanism and writes the DRI marker segment to the compressed data during a Compression Pass.

DQT. Reads the base Quantization Tables defined in the DQT segment in the Internal Memory, multiplies the quantization values by the Scale Factor, rounds them to eight bits and stores the results in the internal quantization table store. In a Compression Pass or Tables-only Pass, it also includes in the JPEG data a DQT marker segment with the scaled and rounded tables. The number of Quantization Tables to be processed is inferred from the LEN (segment length) parameter of the DQT segment in Internal Memory.

DHT. In a Compression Pass or Tables-only Pass, reads the DHT segment from the Internal Memory, and includes it with the compressed data.

DNL. Reads the DNL segment from the Internal Memory and writes it to the compressed data at the end of the first scan of a Compression Pass. In scans other than the first, the DNL bit is ignored.

DQTI. Preloads the quantization tables, as for the DQT bit, but does not include the DQT segment in the compressed data. Note: if DQT is set, then DQTI must be clear.

DHTI. Reads the Huffman Tables, defined in the DHT segment of Internal Memory, and writes the decoded tables in the Huffman Tables Store. The number of tables to decode and store is inferred from the length parameter of the DHT segment.

Note: Preloading one AC Huffman table takes 1278 CLK_IN cycles. Preloading one DC Huffman table takes 84 CLK_IN cycles. When compressing a video sequence, it is usually preferable to preload the Huffman tables in a Tables Preload operation, rather than using the DHTI bit in a Compression Pass, to avoid the preload overhead.

Table 7. Programming the ZR36053 for Decoding Modes

Decoding Mode	COMP	ATP	PASS2	TLM	DC Only	BRC	NSCN	OVF
JPEG Baseline Expansion Pass	0	0	0	0	0	0	0	0
Fast Preview	0	0	0	0	1	0	0	0
Tables Preload for Decoding	0	0	0	1	0	0	0	0

Table 8. Programming the ZR36053 for JPEG Lossless Decoding Modes

JPEG Lossless Decoding Mode	COMP	ATP	PASS2	TLM	DC Only	BRC	NSCN	OVF
JPEG Lossless Expansion Pass	0	0	0	0	0	0	0	0

INT_REQ_0, INT_REQ_1 and STATUS_0, STATUS_1 Registers

Two Interrupt Request registers are used in conjunction with two corresponding STATUS registers, to enable generation of interrupts to the host. If a bit in the Interrupt Request register is set, the $\overline{\text{INT}}$ pin is activated when the corresponding bit in the STATUS register becomes active, and the ZR36053 stops processing and waits until the host restarts it with a GO command. $\overline{\text{INT}}$ is deactivated when the host reads the STATUS register.

Table 9 summarizes the effects on the STATUS_1 register of the following events: a $\overline{\text{RESET}}$ pulse, the GO command, and reading the register.

A change in one of the STATUS registers can also be determined by polling the register, instead of enabling an interrupt. Note that the read operation causes the register bits to be cleared as shown in Table 9.

Table 9. Effect of Reading the STATUS_1 Bits, RESET Pulse, and the GO Command on the STATUS_1 Control Register.

	DATRDY	MRKDET	RFM	RFD	END	TCVOVF	DATOVF
RESET	0	0	0	0	1	0	0
GO	-	0	0	0	0	0	0
Reading STATUS_1 register	0	-	0	0	0	0	0

* = MRKDET is reset to "0" when STATUS_0 is read.

STATUS_0 and INT_REQ_0 bits

In decoding, INT_REQ_0 and STATUS_0 are used to notify the host when specified markers or marker segments have been extracted from the compressed data and written in the internal memory. The markers and marker segments that can be specified are APP, COM, DRI(RST), DQT, DHT, DNL, SOF and SOS. The APP and COM bits allow the extraction of APP or COM segments longer than 64 bytes, by activating $\overline{\text{INT}}$ after each 64 byte section until the whole segment has been extracted. In encoding, only the APP and COM bits are used to control the transfer of APP or COM segments longer than 64 bytes.

APP	COM	DRI (RST)	DQT	DHT	DNL	SOF	SOS
-----	-----	-----------	-----	-----	-----	-----	-----

Figure 31. Status_0 and INT_REQ_0 Bits

DATRDY	MRKDET	0	RFM	RFD	END	TCVOVF	DATOVF
--------	--------	---	-----	-----	-----	--------	--------

Figure 32. Status_1 Bits

DATRDY	0	0	RFM	RFD	END	TCVOVF	DATOVF
--------	---	---	-----	-----	-----	--------	--------

Figure 33. INT_REQ_1 Bits

Bits of INT_REQ_1 and STATUS_1 are as follows:

DATRDY. This bit is used only in Slave mode Compressed Data Transfer. It is a special case in that it activates $\overline{\text{DINT}}$ instead of $\overline{\text{INT}}$, and the processing does not stop. In the encoding process, the status bit is set when new compressed data is ready in the Compressed Data Input/Output register, and cleared when the host reads the compressed data. In the decoding process, it is set when the ZR36053 is ready to accept new compressed data, and is cleared when the host reads the STATUS_1 register, or reads from or writes into the Compressed Data Input/Output register.

MRKDET. Marker Detected. This bit is used to notify the host that one of the STATUS_0 bits has been set. MRKDET bit is set whenever any of the STATUS_0 bits is updated, i.e. it is the "OR" function of the STATUS_0 register bits. The host can determine the status of the STATUS_0 register by merely reading this bit. MRKDET does not have a corresponding bit in the INT_REQ_1 register and therefore does not generate an $\overline{\text{INT}}$ signal. Note that the MRKDET is not cleared by reading the STATUS_1 register. It is cleared when the STATUS_0 register is read.

RFM. Request For Markers. RFM is used to notify the host that the ZR36053 is ready to process new marker segments. In encoding and decoding modes, when the ZR36053 stops due to interrupt activation of RFM, it reads the MARKERS_EN, INT_REQ_1, and INT_REQ_2 registers again. In the encoding process, RFM is set before the start of each scan, except for the first scan. This allows the host to add optional marker segments to each scan, update the SOS marker segments in the internal memory (if more than four scans are used – since the internal memory has provisions for four scans), and change the interrupt request registers for the following scan.

It is also set in Auto Bit Rate Control mode, at the end of the Statistical Pass. In the decoding process, it is set after the last sample of the scan has appeared on the PIXEL bus. RFM is cleared when the host reads the STATUS_1 register. A GO command will resume all internal operations.

RFD. Request For Data is set when the ZR36053 has completed processing of markers and is ready to input or output data on the PIXEL bus.

END. Indicates the end of processing in encoding and decoding, when the ZR36053 enters the Idle state. The $\overline{\text{END}}$ pin reflects the state of the END status bit. The END status bit is cleared when the host issues a GO command.

TCVOVF. Used only with OVF option. Indicates Target Code Volume overflow. This status bit is set by the ZR36053 only if the

overflow detection bit in the OPTIONS register is set to '1'. When the TCVOVF status bit is set, the ZR36053 aborts the encoding process and goes into the Idle state.

DATOVF. Indicates overflow of the internal coefficient buffers in encoding operation. Overflow in the internal coefficient buffers can only happen if the data flow handshake requirements on the PIXEL interface were violated, that is, the ZR36053 activated the STOP pin, and the system did not respond in time by suspending the flow of image data to the PIXEL bus at the end of the current block. When the DATOVF status bit is set, the ZR36053 aborts the encoding process and goes into the Idle state.

TCV_NET Register

Target Net Code Volume, in bits, for the compressed data only, excluding the marker segments. TCV_NET is represented as a 32-bit binary integer. It is used in two cases:

- a. With the OVF option (OPTIONS register). When the overflow option is activated, in a compression pass, the ZR36053 compares the accumulated code volume against TCV_NET on every cycle. If the accumulated code volume exceeds the TCV_NET value, then the ZR36053 sets the TCVOVF status bit to "1", activates the TNT signal and aborts the encoding process.
- b. At the completion of every JPEG Baseline Compression Pass, with or without bit rate control (see page 11), TCV_NET is used as the target in the calculation of the new Scale Factor.

TCV_DATA Register

Target Data Code Volume. TCV_DATA is used by the ZR36053 to calculate the new Scale Factor (SF) and Allocation Factor (AF) after a Statistical Pass (stand-alone Statistical Pass or the first pass of a two-pass Auto Bit Rate Control operation). It is the Target Code Volume in bits for the compressed data, excluding the marker segments, the End Of Block Huffman codes, the bit and byte stuffings¹; (i.e., it is the target code volume for the parts of the compressed data which contain only Huffman codes and the appended data to each code). TCV_DATA is represented as a 32-bit binary integer.

SF Register

Scale Factor. The Scale Factor is used for scaling the quantization table values. SF is represented as a 16-bit fixed point binary number, with 8 bits after the binary point.

AF Register

Allocation Factor. Used only in a Compression Pass with Bit Rate Control. AF is used to compute the Allocated Code Volume for each block. The AF is computed by the ZR36053 and written to the AF register at the end of the Statistical Pass. This value can then be used in a Compression Pass with Bit Rate Control. Otherwise the user is responsible for inputting the AF value into the register prior to performing a Compression Pass with Bit Rate Control. AF is represented as a 24-bit fixed point binary number, with 19 bits after the binary point.

ACV Register

Accumulated Code Volume. The ACV register is written by the ZR36053 at the end of a Statistical Pass or Compression Pass. It contains either (1) ACV_DATA, the net code volume, in bits, excluding marker segments, End-Of-Block Huffman codes and bit and byte stuffing, at the completion of the Statistical Pass, or (2) ACV_NET, the net code volume, in bits, of the compressed data, excluding the marker segments, at the completion of every Compression Pass including the second pass of Auto Bit Rate Control. Both ACV_DATA and ACV_NET are represented as 32-bit binary integers.

Compressed Data Register

This register is used in Slave mode Compressed Data Transfer. In an encoding process with Slave mode activated, ZR36053 loads the compressed data into this register for the host to read. Similarly, in decoding, the host loads the compressed data into this register for the ZR36053 to read.

ACT Register

Written by the ZR36053 at the end of the Statistical Pass and Auto Bit Rate Control encoding modes, this register contains a measure the total activity of the image. It is represented as a 32-bit binary integer.

ACV_TRUN

Written by the ZR36053, this register contains the total number of truncated bits of the image as a result of block truncation after the Compression Pass with Bit Rate Control and Auto Bit Rate Control encoding modes. It is represented as a 32-bit binary integer.

1. Byte stuffing typically represents 1 percent of the code volume. Bit stuffing is negligible.

CONTROL REGISTERS FORMAT

The following table describes the encoding/decoding control registers format. The MBCV, TCV_NET, TCV_DATA, SF, AF, and ACT registers are not used in the JPEG Lossless mode.

Table 10. Control Register Format

Address	Content	Description
000	GO	GO command virtual register (Write only)
001	00	This register <i>must</i> be programmed to 0
002	HARDWARE	Hardware setting register
003	MODE	Operational mode register
004	OPTIONS	Options register
005	MBCV	Maximum block code volume
006	MARKERS_EN	Marker segments enable
007	INT_REQ_0	Interrupt masks for Status register 0.
008	INT_REQ_1	Interrupt masks for Status register 1.
009	TCV_NET(H)	High byte of the Target Net Code Volume
00A	TCV_NET(MH)	Middle high byte of the Target Net Code Volume
00B	TCV_NET(ML)	Middle low byte of the Target Net Code Volume
00C	TCV_NET(L)	Lowest byte of the Target Net Code Volume
00D	TCV_DATA(H)	High byte of the Target Data Code Volume
00E	TCV_DATA(MH)	Middle high byte of the Target Data Code Volume
00F	TCV_DATA(ML)	Middle low byte of the Target Data Code Volume
010	TCV_DATA(L)	Low byte of the Target Data Code Volume
011	SF(H)	High byte of the Scale Factor
012	SF(L)	Low byte of the Scale Factor
013	AF(H)	High byte of the Allocation Factor
014	AF(M)	Middle byte of the Allocation Factor
015	AF(L)	Low byte of the Allocation Factor
016	ACV(H)	High byte of the Accumulated data/total Code Volume
017	ACV(MH)	Middle high byte of the Accum. data/total Code Volume
018	ACV(ML)	Middle low byte of the Accum. data/total Code Volume
019	ACV(L)	Low byte of the Accumulated data/total Code Volume
01A	ACT(H)	High byte of the Accumulated Total Activity
01B	ACT(MH)	Middle High byte of the Accumulated Total Activity
01C	ACT(ML)	Middle low byte of the Accumulated Total Activity
01D	ACT(L)	Low byte of the Accumulated Total Activity
01E	ACV_TRUN(H)	High byte of the accumulated truncated bits
01F	ACV_TRUN(MH)	Middle high byte of the accumulated truncated bits

Table 10. Control Register Format (Continued)

Address	Content	Description
020	ACV_TRUN(ML)	Middle low byte of the accumulated truncated bits
021	ACV_TRUN(L)	Low byte of the accumulated truncated bits
022	Reserved	
...	Reserved	
02D	Reserved	
02E	STATUS_0	Status register 0 (Read only)
02F	STATUS_1	Status register 1 (Read only).
030	Compressed Data Register	8 or 16-bit Compressed Data Input/Output register in Slave mode
031	Reserved	
.....	Reserved	
03F	Reserved	

JPEG MARKER SEGMENTS

The marker segments in the Internal Memory have exactly the same syntax as the marker segments specified in the JPEG standard ISO 10918–1. These segments are: SOF, SOS, DRI, DNL, DQT, DHT, APP, and COM. The SOI, EOI and RSTn markers are supported internally.

In encoding, the host must program the appropriate marker segments before starting the process; the markers actually used are SOF and at least one SOS, and whichever optional markers are specified in MARKERS_EN. In decoding, the marker segments contained in the compressed data are saved into the Internal Memory by the ZR36053. The starting location of each marker segment in the Internal Memory is fixed, but the length and the content of each marker segment may vary. Table 11 shows the JPEG markers segments for the JPEG Baseline mode. The JPEG Lossless marker segments are described in Table 12.

Table 11. JPEG Baseline Marker Segments

Address	Content	Description
040	SOF0[FF]	Start of frame. This variable length segment contains up to 34 bytes that define 1 to 8 components. If there are fewer than 8 components, the remaining memory locations are left unused
041	SOF0[C0]	
042	LEN(H)	
043	LEN(L)	
044	P[8]	Precision
045	Y(H)	Most significant byte of number of Lines
046	Y(L)	Least significant byte of number of Lines
047	X(H)	Most significant byte of number of Columns
048	X(L)	Least significant byte of number of Columns
049	Nf	Number of Components in a frame
04A	C(1)	ID of the first Component
04B	H(1), V(1)	Sampling ratio factors of the first Component
04C	Tq(1)	Quantization table ID number of the first Component
⋮		
05F	C(8)	ID number of the eighth Component
060	H(8), V(8)	Sampling ratio factors of the eighth Component
061	Tq(8)	Quantization table ID number of the eighth Component
062	Reserved	
⋮		
079	Reserved	
07A	SOS[FF]	Start of the first or fifth scan. There are four SOS groups, 16-bytes each, one for each scan. Only the first SOS is used in the decoding mode; in the case of multiple SOS markers in the compressed data, the old SOS is over written with the new. Note that the example shown here is for a scan consisting of four components. If there are fewer components the length of the segment will be shorter, and the fixed values [00, 3F, 00] at the end of this segment will be at lower addresses.
07B	SOS[DA]	
07C	LEN(H)	

Table 11. JPEG Baseline Marker Segments (Continued)

Address	Content	Description
07D	LEN(L)	
07E	Ns	Number of components in a scan
07F	C(1)	ID number of the first component
080	Td(1), Ta(1)	Huffman table ID numbers for the first component
081	C(2)	ID number of the second component
082	Td(2), Ta(2)	Huffman table ID numbers for the second component
083	C(3)	ID number of the third component
084	Td(3), Ta(3)	Huffman table ID numbers for the third component
085	C(4)	ID number of the fourth component
086	Td(4), Ta(4)	Huffman table ID numbers for the fourth component
087	[00]	
088	[3F]	
089	[00]	Note that the last 3 bytes of the SOS segment have the fixed values 00 3F 00. The address of the last byte depends on the number of components in the scan. If there are 3 components, the last byte is at address 087.
08A	SOS[FF]	Start of the second or sixth scan. Note that the addresses of the SOS markers are fixed.
08B	SOS[DA]	
⋮		
09A	SOS[FF]	Start of the third or seventh scan.
09B	SOS[DA]	
⋮		
0AA	SOS[FF]	Start of the fourth or eighth scan.
0AB	SOS[DA]	
⋮		
0BA	Reserved	6 bytes.
⋮		
0BF	Reserved	
0C0	DRI[FF]	Restart Interval definition. In decoding, if there are multiple DRI markers in the compressed data, the old DRI segment is overwritten with the new. The RST markers are also written in the first two bytes of this segment in decoding. The host can distinguish between an RST and a DRI by their marker codes.
0C1	DRI[DD]	
0C2	LEN[00]	
0C3	LEN[04]	
0C4	RI(H)	Most significant byte of length of Restart Interval in MCU's
0C5	RI(L)	Least significant byte of length of Restart Interval in MCU's
0C6	DNL[FF]	Define number of lines. DNL is a six-byte segment used in the first scan of encoding and decoding modes.
0C7	DNL[DC]	

Table 11. JPEG Baseline Marker Segments (Continued)

Address	Content	Description
0C8	LEN[00]	
0C9	LEN[04]	
0CA	Y(H)	Most significant byte of number of Lines
0CB	Y(L)	Least significant byte of number of Lines
Address	Content	
0CC	DQT[FF]	Quantization Tables definition. This variable-length segment contains up to 264 bytes. Up to four tables can be defined in DQT. Each table contains 65 bytes. In decoding, if there are multiple DQT markers in the compressed data, the old DQT is overwritten with the new. If there are fewer than four quantization tables, the remaining memory locations are left unused.
0CD	DQT[DB]	
0CE	LEN(H)	Possible values are: 0043, 0084, 00C5, 0106.
0CF	LEN(L)	
0D0	Pq0, Tq0	Start the first Base Quantization Table
0D1	BQ0(0)	
⋮		
110	BQ0(63)	
111	Pq1, Tq1	Start the second Base Quantization Table
112	BQ1(0)	
⋮		
151	BQ1(63)	
152	Pq2, Tq2	Start the third Base Quantization Table
153	BQ2(0)	
⋮		
192	BQ2(63)	
193	Pq3, Tq3	Start the fourth Base Quantization Table
194	BQ3(0)	
⋮		
1D3	BQ3(63)	
Address	Content	
1D4	DHT[FF]	Huffman tables definition. This variable-length segment contains up to 420 bytes. It can contain up to two DC tables and two AC tables in any order. In decoding, if there are multiple DHT marker segments in the compressed data, the old DHT is overwritten with the new. If there are fewer than four Huffman tables, the remaining memory locations are left unused. The following example depicts two DC tables followed by two AC tables.
1D5	DHT[C4]	
1D6	LEN(H)	
1D7	LEN(L)	

Table 11. JPEG Baseline Marker Segments (Continued)

Address	Content	Description
1D8	Nt[00]	Start definition of the first DC Huffman table. Note: the values of Nt for the various tables are fixed, but their address may vary within the segment, since the Huffman tables may be defined in any order.
1D9	L1	
⋮		
1E8	L16	
1E9	V1	
⋮		
1F4	V12	
1F5	Nt[01]	Start definition of the second DC Huffman table.
1F6	L1	
⋮		
205	L16	
206	V1	
⋮		
211	V12	
212	Nt[10]	Start definition of the first AC Huffman table
213	L1	
⋮		
222	L16	
223	V1	
⋮		
2C4	V162	
2C5	Nt[11]	Start definition of the second AC Huffman table
2C6	L1	
⋮		
2D5	L16	
2D6	V1	
⋮		
377	V162	
378	Reserved	6 bytes
⋮		
37F	Reserved	
380	APPn[FF]	Start of APP. This 64-byte segment is used in both the encoding and decoding modes. If more than one APPn is encountered in the compressed data in decoding, or is needed in the encoding process, the new APPn always starts from beginning of the segment.

Table 11. JPEG Baseline Marker Segments (Continued)

Address	Content	Description
381	APPn[En]	
382	LEN(H)	
383	LEN(L)	
⋮		
3BF		APP end
3C0	COM[FF]	Start of COM. This 64-byte segment is used in both the encoding and decoding modes. If more than one COM is encountered in the compressed data in decoding, or is needed in the encoding process, the new COM always starts from beginning of the segment.
3C1	COM[FE]	
3C2	LEN(H)	
3C3	LEN(L)	
⋮		
3FF		COM end

Table 12. JPEG Lossless Marker Segments

Address	Content	Description
040	SOF3[FF]	Start of frame. This variable length segment contains up to 34 bytes that define 1 to 8 components. If there are fewer than 8 components, the remaining memory locations are left unused.
041	SOF3[C3]	
042	LEN(H)	
043	LEN(L)	
044	P[2-12]	Precision
045	Y(H)	Most significant byte of number of Lines
046	Y(L)	Least significant byte of number of Lines
047	X(H)	Most significant byte of number of Columns
048	X(L)	Least significant byte of number of Columns
049	Nf	Number of Components in a frame
04A	C(1)	ID of the first Component
04B	H(1), V(1)	Sampling ratio factors of first Component
04C	[00]	
⋮		
05F	C(8)	ID number of last Component
060	H(8), V(8)	Sampling ratio factors of last Component
061	[00]	
062	Reserved	

Table 12. JPEG Lossless Marker Segments (Continued)

Address	Content	Description
⋮		
079	Reserved	
07A	SOS[FF]	Start of the first or fifth scan. There are four SOS groups, 16-bytes each, one for each scan. Only the first SOS is used in the decoding mode; in the case of multiple SOS markers in the compressed data, the old SOS is over written with the new. Note that the example shown here is for a scan consisting of four components. If there are fewer components the length of the segment will be shorter.
07B	SOS[DA]	
07C	LEN(H)	
07D	LEN(L)	
07E	Ns	Number of components in a scan
07F	C(1)	ID number of the first component
080	[Td(1), 0]	Huffman table ID numbers for the first component
081	C(2)	ID number of the second component
082	[Td(2),0]	Huffman table ID numbers for the second component
083	C(3)	ID number of the third component
084	[Td(3),0]	Huffman table ID numbers for the third component
085	C(4)	ID number of the fourth component
086	[Td(4),0]	Huffman table ID numbers for the fourth component
087	[01]	Predictor selection
088	[00]	
089	Pt	Point transform
08A	SOS[FF]	Start of the second or sixth scan
08B	SOS[DA]	
⋮		
09A	SOS[FF]	Start of the third or seventh scan
09B	SOS[DA]	
.....		
0AA	SOS[FF]	Start of the fourth or eighth scan
0AB	SOS[DA]	
⋮		
0BA	Reserved	6 bytes
⋮		
0BF	Reserved	
0C0	DRI[FF]	Restart Interval definition. In decoding, if there are multiple DRI markers in the compressed data, the old DRI is overwritten with the new. The RST markers are also written in the first two bytes of this segment during decoding. The host can distinguish between an RST and a DRI by their marker codes.

Table 12. JPEG Lossless Marker Segments (Continued)

Address	Content	Description
0C1	DRI[DD]	
0C2	LEN[00]	
0C3	LEN[04]	
0C4	RI(H)	Most significant byte of length of Restart Interval in MCU's
0C5	RI(L)	Least significant byte of length of Restart Interval in MCU's
0C6	DNL[FF]	Define number of lines. DNL is a six-byte segment used in the first scan in encoding and decoding.
0C7	DNL[DC]	
0C8	LEN[00]	
0C9	LEN[04]	
0CA	Y(H)	Most significant byte of number of Lines
0CB	Y(L)	Least significant byte of number of Lines
0CC	[00]	
⋮		
1D3	[00]	
1D4	DHT[FF]	Huffman tables definition. This variable-length segment contains up to 422 bytes. It can contain up to two DC tables for JPEG Lossless mode. In decoding, if there are multiple DHT marker segments in the compressed data, the old DHT is overwritten with the new. If there are fewer than four Huffman tables, the remaining memory locations are left unused (note that the JPEG specification allows a table to be defined twice). The following example depicts two DC tables for 12-bit precision. Typically only 2 DC Huffman code tables are used in JPEG Lossless.
1D5	DHT[C4]	
1D6	LEN(H)	
1D7	LEN(L)	
1D8	Nt[00]	Start definition of the first DC Huffman table Note: the values of Nt for the two tables are fixed, but their address may vary within the segment, since the Huffman tables may be defined in any order and their length depends on the sample precision.
1D9	L1	
⋮		
1E8	L16	
1E9	V1	
⋮		
1F5	V13	
1F6	Nt[01]	Start definition of the second DC Huffman table
1F7	L1	
⋮		
206	L16	
207	V1	

Table 12. JPEG Lossless Marker Segments (Continued)

Address	Content	Description
⋮		
213	V13	
214	[00]	
⋮		
379	[00]	
37A	Reserved	
⋮		
37F	Reserved	
380	APPn[FF]	Start of APP. This 64-byte segment is used in both the encoding and decoding modes. If more than one APPn is encountered in the compressed data in decoding, or is needed in the encoding process, the new APPn always starts from beginning of the segment.
381	APPn[En]	
382	LEN(H)	
383	LEN(L)	
⋮		
3BF		APP end
3C0	COM[FF]	Start of COM. This 64-byte segment is used in both the encoding and decoding modes. If more than one COM is encountered in the compressed data in decoding, or is needed in the encoding process, the new COM always starts from beginning of the segment.
3C1	COM[FE]	
3C2	LEN(H)	
3C3	LEN(L)	
⋮		
3FF		COM end

ABSOLUTE MAXIMUM RATINGS

Storage Temperature-65°C to +150°C
Supply Voltage to Ground
Potential Continuous-0.5V to +4.5V
DC Voltage Applied to Outputs for
High Impedance Output State -0.5V to VDD+0.5V
DC Input Voltage -0.5V to VDD+0.5V

DC Output Current, into Outputs
(not to exceed 200mA total)20mA/output
DC Input Current -30mA to +5.0mA

NOTE: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGE

Temperature 0°C ≤ T_A ≤ +70°C
Supply Voltage (VDD)3.3V ± 5%

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{DD} + 0.5	V	
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 2mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400μA
I _{CC}	Power Supply Current				V _{DD} = 3.30 V V _{IL} = .45V, V _{IH} = 2.5V
			140	mA	15 MHz
			250	mA	30 MHz
I _{SC0}	Standby Current ¹		15	mA	
I _{SC1}	Clock Enabled Standby Current ²		15	mA	
I _{LI}	Input Leakage Current		±10	μA	0 < V _{IN} < V _{DD}
I _{LP}	Pull-Down Leakage Current		50	μA	0 < V _{IN} < V _{DD}
I _{LO}	Output Leakage Current ³		±10	μA	0 < V _{OUT} < V _{DD}
C _{IN}	Input Capacitance		10	pF	
C _{IO}	I/O and Output Capacitance		10	pF	

1. This is the standby current when **STDBY** is low, **CLK_EN** is low and **RESET** is high. If **RESET** is low, the device draws normal current.
2. This is the standby current when **STDBY** is low, **CLK_EN** is high and **RESET** is high. If **RESET** is low, the device draws normal current.
3. Data buses have a +50μA leakage current when **RESET** is high due to the pull-downs.

AC CHARACTERISTICS

AC Test Conditions



Figure 34. AC Testing Input, Output Levels




Figure 35. Normal AC Test Load

During AC testing, inputs are driven at 0.45V and 2.4V levels. Unless otherwise specified, switching times are measured from the 1.5V level of CLK_IN to the 1.5V level at the input or output.

The maximum delays specified in the tables are for 50pF capacitive load as shown in Figure 35. If the load capacitance is smaller than 50pF, the maximum output delay is reduced by:

$$\frac{50 - C_L}{4.6} \text{ ns}$$

where C_L is the load capacitance in pF. For example, if the output drives a load capacitance of 25pF, the maximum output delay is 5.4ns shorter than the delay specified in the table. Where the load capacitance is specified as $N \cdot T_{CP} + dd$, only the dd term is affected in this way by the load capacitance.

The maximum output delay times specified in the tables are measured at the transition of the output through the 1.5V level. To derive the equivalent maximum delay at the 0.8V or 2.0V level, increase the specified delay by 25%.

AC Characteristics over the operating range

NOTE: The timing characteristics for the ZR36053TQC-30 are very preliminary, prior to full characterization. Contact Zoran before using these characteristics for circuit design.

Signal Number	Parameter	ZR36053TQC--15		ZR36053TQC--30		Units	Test Conditions
		Min	Max	Min	Max		
1	Clock Period, T_{CP}	66	400	33	400	ns	
2	Clock High Width	17		10		ns	@2.0V
3	Clock Low Width	17		10		ns	@0.8V
4	Clock Rise Time		3		3	ns	0.8V to 2.0V
5	Clock Fall Time		3		3	ns	2.0V to 0.8V
6	RESET Width	$4 * T_{CP}$		$4 * T_{CP}$		ns	
7	Synchronous Control Input Setup time	16		12		ns	Note 1
8	Synchronous Control Input Hold Time	2		2		ns	Note 1
9	Pixel Data Input Setup Time	16		12		ns	
10	Pixel Data Input Hold Time	2		2		ns	
11	Pixel and Coefficient Data Output Propagation Delay	2	24	2	16	ns	
12	Miscellaneous Control Output Propagation Delay	2	24	2	16	ns	Note 2
13	Pixel and Coefficient Data Disable Time	0	24	0	20	ns	
14	Bidirectional Control Disable Time	0	24	0	20	ns	Note 3
15	Address and Chip Select Setup Time	5		5		ns	
16a	Address Hold Time	15		15		ns	
16b	Chip Select Hold Time	15		15		ns	
17	$\overline{RD}$ or $\overline{WR}$ Pulse Width	$3 * T_{CP}$		$3 * T_{CP}$		ns	
18	Host Interface Read or Write Recovery Time	$1 * T_{CP}$		$1 * T_{CP}$		ns	Note 4
19	Read Data Enable Delay	0		0		ns	
20	Read Data Valid Delay		$3 * T_{CP} - 10$		$3 * T_{CP} - 10$	ns	$C_L = 50 \text{ pF}$
21	Read Data Hold Time	10	T_{CP}	10	T_{CP}	ns	
22	Write Data Setup Time	40		40		ns	
23	Write Data Hold Time	0		0		ns	
24a	$\overline{INT}$ Hold Time After Acknowledge		$3 * T_{CP} + 24$		$3 * T_{CP} + 20$	ns	
24b	$\overline{DINT}$ Hold Time After Acknowledge		$2 * T_{CP} + 24$		$2 * T_{CP} + 20$	ns	
25	$\overline{DREQ}$ Hold Time After Acknowledge		$2 * T_{CP} + 24$		$2 * T_{CP} + 20$	ns	
26	DACK Setup Time	5		5		ns	

Signal Number	Parameter	ZR36053TQC--15		ZR36053TQC--30		Units	Test Conditions
		Min	Max	Min	Max		
27	DACK Hold Time	15		15		ns	
28	Compressed Data Interface Control Output Propagation Delay	1	20	1	15	ns	
29	COE, CWE Falling Edge Propagation Delay	$0.5 \cdot T_{CP} + 1$	$0.5 \cdot T_{CP} + 20$	$0.5 \cdot T_{CP} + 1$	$0.5 \cdot T_{CP} + 15$	ns	
30	COE, CWE Pulse Width	Note 5		Note 5		ns	
31	CODE Output Propagation Delay (Encoding)	1	24	1	16	ns	
32	CODE Output Disable Time (Encoding)	1	24	0	20	ns	
33	CODE Output Hold Time (Encoding)	0		0		ns	
34	CODE Input Setup Time (Decoding)	16		12		ns	
35	CODE Input Hold Time (Decoding)	3		3		ns	

1. $\overline{DSYNC}$ (encoding), $\overline{EOS}$ (encoding), $\overline{STOP}$ (decoding), $\overline{FREEZE}$, $\overline{CBUSY}$.
2. $\overline{DSYNC}$ (decoding), $\overline{EOS}$ (decoding), $\overline{STOP}$ (encoding), $\overline{CSYNC}$, $\overline{COMP}$, $\overline{CL}$, $\overline{END}$.
3. Not shown on timing diagrams. The disable time is measured from the rising edge of CLK_IN. Bidirectional control signals are: $\overline{DSYNC}$, $\overline{EOS}$, $\overline{STOP}$.
4. The recovery time applies to consecutive read cycles, consecutive write cycles, read after write, write after read.
5. Minimum $\overline{COE}$, $\overline{CWE}$ pulse width is $(k - 0.5)T_{CP} - 5ns$, where $k = CFIS + 1$ is the number of CLK_IN cycles per bus cycle.




Figure 1. CLK_IN and RESET Timing




Figure 2. PIXEL Interface Timing (Encoding)




Figure 3. PIXEL Interface Timing (Decoding)




Figure 4. Coefficient Bus Timing






Figure 5. Miscellaneous Control Input and Output Timing




1. This parameter, the recovery time, applies to consecutive read cycles, consecutive write cycles, read-after-write, and write-after-read (shown).

Figure 6. Internal Memory Access Timing



1. With the exception of the INT signal, an interrupt acknowledge cycle is identical to an internal memory access cycle.

Figure 7. Interrupt Acknowledge Timing



1. With the exception of the DINT signal, a slave mode data transfer cycle is identical to an internal memory access cycle.

Figure 8. Slave Mode Compressed Data Transfer Timing




Figure 9. DMA Mode Compressed Data Transfer Timing (Encoding)






Figure 10. DMA Mode Compressed Data Transfer Timing (Decoding)



1. The falling edge of this output signal is triggered by the internal clock, the output of the PLL clock frequency doubler, at a point half way through the CLK_IN cycle. For external signal compatibility, it is defined relative to the rising edge of CLK_IN.

Figure 11. Master Mode Compressed Data Transfer Timing (Decoding)



1. The falling edge of this output signal is triggered by the internal clock, the output of the PLL clock frequency doubler, at a point half way through the CLK_IN cycle. For external signal compatibility, it is defined relative to the rising edge of CLK_IN.

Figure 12. Master Mode Compressed Data Transfer Timing (Encoding)


PINOUT

100-Pin Thin Quad Flat Pack Pin Assignment


Pin No	Pin Name	Type ¹	Pin No	Pin Name	Type	Pin No	Pin Name	Type	Pin No	Pin Name	Type
1	ADDR9	I	26	COEF2	O	51	PIXEL1	B	76	CODE2	B
2	ADDR8	I	27	GND	-	52	PIXEL0	B	77	GND	-
3	ADDR7	I	28	COEF1	O	53	VDD	-	78	CODE1	B
4	ADDR6	I	29	COEF0	O	54	VDD	-	79	CODE0	B
5	ADDR5	I	30	COMP	O	55	FREEZE	I	80	GND	-
6	ADDR4	I	31	CL1	O	56	RESET	I	81	VDD	-
7	ADDR3	I	32	CL0	O	57	STDBY	I	82	DATA7	B
8	ADDR2	I	33	STOP	B	58	N.C. ²	-	83	DATA6	B
9	ADDR1	I	34	EOS	B	59	VDD	-	84	DATA5	B
10	ADDR0	I	35	GND	-	60	CLK_IN	I	85	DATA4	B
11	VDD	-	36	VDD	-	61	CLKEN	I	86	DATA3	B
12	END	O	37	DSYNC	B	62	GND	-	87	DATA2	B
13	CSYNC	O	38	PIXEL11	B	63	VDD	-	88	DATA1	B
14	VDD	-	39	PIXEL10	B	64	CAEN	O	89	DATA0	B
15	GND	-	40	PIXEL9	B	65	CCS	O	90	DINT	O
16	COEF10	O	41	PIXEL8	B	66	CWE	O	91	DREQ	O
17	COEF9	O	42	PIXEL7	B	67	COE	O	92	GND	-
18	COEF8	O	43	PIXEL6	B	68	CBUSY	I	93	VDD	-
19	COEF7	O	44	VDD	-	69	VDD	-	94	DACK	I
20	COEF6	O	45	GND	-	70	GND	-	95	CS	I
21	GND	-	46	PIXEL5	B	71	CODE7	B	96	WR	I
22	VDD	-	47	PIXEL4	B	72	CODE6	B	97	RD	I
23	COEF5	O	48	PIXEL3	B	73	CODE5	B	98	VDD	-
24	COEF4	O	49	PIXEL2	B	74	CODE4	B	99	INT	O
25	COEF3	O	50	GND	-	75	CODE3	B	100	GND	-

1. I = Input, O = Output, B = Bidirectional

2. Pin 58 is the double-frequency clock, phase locked to CLK_IN. In normal operation, it should be left unconnected.



PACKAGE DIMENSIONS



Dimensions are in millimeters.

NOTES:

1. 1.20 MAX for ZR36060TQC-15
2. 1.70 MAX for ZR36060TQC-30

Notes

Notes

Notes

ORDERING INFORMATION

ZR	36053	TQ	C	-XX	
					DATA CLOCK RATE
					SCREENING KEY
					PACKAGE
					PART NUMBER
					PREFIX
PACKAGE					
TQ - Thin Plastic Quad Flat Pack (EIAJ)					
SCREENING KEY					
C - 0°C to +70°C ($V_{DD} = 3.3V \pm 5\%$)					
DATA CLOCK RATE					
-15 - 15MHz					
-30 - 30MHz					

SALES OFFICES

■ U.S. Headquarters
 Zoran Corporation
 3112 Scott Blvd
 Santa Clara, CA 95054 USA
 Telephone: 408-919-4111
 FAX: 408-919-4122

■ Israel Operations
 Zoran Microelectronics, Ltd.
 Advanced Technology Center
 P.O. Box 2495
 Haifa, 31024 Israel
 Telephone: +972-4-854-5777
 FAX: + 972-4-855-1550