

Z86E86

28-PIN ONE-TIME PROGRAMMABLE MICROCONTROLLER WITH NEW, INTELLIGENT ARCHITECTURE

FEATURES

Device	OTP	RAM*	I/O	Voltage
	(KB)	(Bytes)	Lines	Range
Z86E86	32	237	23	3.6V to 5.5V

Note: *General-Purpose

- Low Power Consumption—40 mW (typical)
- Three Standby Modes:
 - STOP—2μA
 - HALT—0.8mA
 - Low Voltage
- Special Architecture to Automate Both Generation and Reception of Complex Pulses or Signals:
 - One Programmable 8-Bit Counter/Timer with Two Capture Registers and Two Load Registers
 - One Programmable 16-Bit Counter/Timer with One 16-Bit Capture Register Pair and One 16-Bit Load Register Pair
 - Programmable Input Glitch Filter for Pulse Reception
- Six Priority Interrupts:
 - Three External
 - Two Assigned to Counter/Timers

- One Low Voltage Detection Interrupt
- Low Voltage Detection with Flag
- Programmable Watch-Dog/Power-On Reset Circuits
- Two Independent Comparators with Programmable Interrupt Polarity
- Mask Selectable 200 $\pm 50\%$ K Ω Transistor Pull-Ups on Ports 0, 2
- Programmable OTP Options:
 - Oscillator Selection: RC Oscillator vs. Crystal or Other Clock Source
 - Oscillator Operational Mode: Normal High Frequency Operation Enabled or 32KHz Operation Enabled
 - Port 0: 0–3 Pull-Ups
 - Port 0: 4–7 Pull-Ups
 - Port 2: 0–7 Pull-Ups
 - Port 0: 0–3 Mouse Mode: Normal Mode (.5V_{DD} Input Threshold vs. Mouse Mode (.4V_{DD} Input Threshold)
- Port 3 does not feature the Pull-Up option

GENERAL DESCRIPTION

The Z86E86 is a 28-pin One-Time Programmable (OTP) IR (infrared) microcontroller. Based on a single-chip Z8 MCU design, the Z86E86 features 237 bytes of general-purpose RAM and 32 KB of OTP ROM. ZiLOG's CMOS microcontrollers offer fast executing, efficient use of memory, sophisticated interrupts, input/output bit-manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors.

The Z86E86 architecture is based on ZiLOG's 8-bit microcontroller core, featuring an Expanded Register File to allow access to register-mapped peripherals, I/O circuits, and powerful counter/timer circuitry. The Z8 offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery operated hand-held applications.

DS000002-IRX1298 1

GENERAL DESCRIPTION (Continued)

There are three basic address spaces available to support a wide range of configurations: Program Memory, Register File, and Expanded Register File. The register file is composed of 256 bytes of RAM. It includes 4 I/O port registers, 16 control and status registers, and 236 General Purpose registers. (Register %FE (SPH) can be used as a general-purpose register.) The Expanded Register File consists of two additional register groups (F and D).

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Z86E86 offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (Figure 1). Also included are a large number of user-selectable modes, and two on-board

comparators to process analog signals with separate reference voltages (Figure 11).

Note: All Signals with an overline, " $\overline{}$ ", are active Low. For example, B/\overline{W} , in which WORD is active Low), and \overline{B}/W , in which BYTE is active Low.

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V_{DD}
Ground	GND	V _{SS}




Figure 1. Counter/Timers Diagram




Figure 2. EPROM Mode Block Diagram

GENERAL DESCRIPTION (Continued)




Figure 3. Standard Mode Functional Block Diagram

PIN DESCRIPTION




Figure 4. 28-Pin DIP/SOIC Standard Mode Pin Assignment




Figure 5. 28-Pin DIP/SOIC EPROM Mode Pin Assignment

Table 1. Standard Mode Pin Identification

28-Pin DIP & SOIC	Standard Mode	Direction	Description
19	P00	Input/Output	Port 0 is Nibble Programmable
20	P01	Input/Output	Port 0-3 can be configured as a
21	P02	Input/Output	mouse/trackball input
23	P03	Input/Output	
4	P04	Input/Output	
5	P05	Input/Output	
6	P06	Input/Output	
7	P07	Input/Output	

PIN DESCRIPTION (Continued)

Table 1. Standard Mode Pin Identification (Continued)

28-Pin DIP & SOIC	Standard Mode	Direction	Description
24	P20	Input/Output	Port 2 pins are individually
25	P21	Input/Output	configurable as input or output.
26	P22	Input/Output	
27	P23	Input/Output	
28	P24	Input/Output	
1	P25	Input/Output	
2	P26	Input/Output	
3	P27	Input/Output	
18	Pref1	Input	Analog Ref Input
11	P31	Input	IRQ2/Modulator input
12	P32	Input	IRQ0
13	P33	Input	IRQ1
14	P34	Output	T8 output
15	P35	Output	T16 output
17	P36	Output	T8/T16 output
16	P37	Output	
10	XTAL1	Input	Crystal, Oscillator Clock
9	XTAL2	Output	Crystal, Oscillator Clock
8	V_{DD}		Power Supply
22	V_{SS}		Ground

Table 2. EPROM Mode Pin Identification

28-Pin DIP & SOIC		Direction	Description	Note
19	CLR	Input	Clears the Address Counter	
20	CLK	Input	Increase the Address Counter	
21	PGM	Input	Program Mode	
23	NC		No Connection	1
4	NC		No Connection	1
5	NC		No Connection	1
6	NC		No Connection	1
7	NC		No Connection	1
24	D0	Input/Output	Data pins	
25	D1	Input/Output		
26	D2	Input/Output		
27	D3	Input/Output		
28	D4	Input/Output		
1	D5	Input/Output		
2	D6	Input/Output		
3	D7	Input/Output		
18	NC		No Connection	1
11	OE	Input	Output Enable	

Table 2. EPROM Mode Pin Identification (Continued)

28-Pin DIP & SOIC	EPROM Mode	Direction	Description	Note
12	EPM	Input	EPROM Prog. Mode	
13	V _{PP}	Input	Program Voltage	
14	NC		Not Connected	1
15	NC		Not Connected	1
17	NC		Not Connected	1
16	NC		Not Connected	1
10	CE	Input	Chip Enable	
9	NC		Not Connected	1
8	V_{DD}		Power Supply	
22	V _{SS}		Ground	
Note:				

1. NC pins must be grounded.

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V _{MAX}	Supply Voltage (*)	-0.3	+7.0	V
T _{STG}	Storage Temp.	–65°	+150°	С
T _A	Oper. Ambient Temp.		†	С

Notes:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 6).




Figure 6. Test Load Diagram

CAPACITANCE

 $T_A = 25$ °C, $V_{CC} = GND = 0V$, f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Max
Input capacitance	12 pF
Output capacitance	12 pF
I/O capacitance	12 pF

^{*}Voltage on all pins with respect to GND.

See Ordering Information.

DC CHARACTERISTICS

Table 3. DC Characteristics

		$T_A = 0$ °C to +70°C					
Sym	Parameter	v_{cc}	Min	Max	Units	Conditions	Notes
	Max Input Voltage	3.6V		7	V	I _{IN} <250 μΑ	
	-	5.5V		7	V	I _{IN} <250 μΑ	
V _{CH}	Clock Input High Voltage	3.6V	0.8 V _{CC}	V _{CC} + 0.3	V	Driven by External Clock Generator	
		5.5V	0.8 V _{CC}	V _{CC} + 0.3	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	3.6V	V _{SS} -0.3	0.2 V _{CC}	V	Driven by External Clock Generator	
		5.5V	V _{SS} -0.3	0.2 V _{CC}	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	3.6V	0.7 V _{CC}	$V_{CC} + 0.3$	V		
	-	5.5V	0.7 V _{CC}	V _{CC} + 0.3	V		
V _{IL}	Input Low Voltage	3.6V	V _{SS} -0.3	0.2 V _{CC}	V		
	-	5.5V	V _{SS} -0.3	0.2 V _{CC}	V		
V _{OH1}	Output High Voltage	3.6V	V _{CC} -0.4		V	$I_{OH} = -0.5 \text{ mA}$	
	-	5.5V	V _{CC} -0.4		V	I _{OH} = -0.5 mA	
V _{OH2}	Output High Voltage (P36, P37,P00, P01)	3.6V	V _{CC} -0.8		V	$I_{OH} = -7 \text{ mA}$	
	· · · · · · · · · · · · · · · · · · ·	5.5V	V _{CC} -0.8		V	$I_{OH} = -7 \text{ mA}$	
V _{OL1}	Output Low Voltage	3.6V		0.4	V	I _{OL} = 1.0 mA	
		5.5V		0.4	V	I _{OL} = 4.0 mA	
V_{OL2*}	Output Low Voltage	3.6V		0.8	V	I _{OL} = 5.0 mA	
		5.5V		0.8	V	I_{OL} = 7.0 mA	
V_{OL2}	Output Low Voltage (P00, P01, P36,P37)	3.6V		0.8	V	I _{OL} = 10 mA	1
		5.5V		0.8	V	I _{OL} = 10 mA	
V _{OFFSET}	Comparator Input Offset Voltage	3.6V		25	mV		
		5.5V		25	mV		
V_{REF}	Comparator Reference Voltage	3.6V	0	V _{DD} –1.75	V		
		5.5V		V _{DD} –1.75	V		
I _{IL}	Input Leakage	3.6V	-1	1	μΑ	$V_{ N} = O_{V}, V_{CC}$	
		5.5V	-1	1	μΑ	$V_{ N} = O_{V}, V_{CC}$	
I _{OL}	Output Leakage	3.6V	-1	1	μΑ	$V_{ N} = O_{V}, V_{CC}$	
	-	5.5V	-1	1	μΑ	$V_{IN} = O_{V}, V_{CC}$	
I _{CC}	Supply Current	3.6V		10	mA	@ 8.0 MHz	2,3
	-	5.5V		15	mA	@ 8.0 MHz	2,3
		3.6V		250	μΑ	@ 32 kHz	2,3,4

DC CHARACTERISTICS (Continued)

Table 3. DC Characteristics (Continued)

			$T_A = 0$ °C	to +70°C			
Sym	Parameter	v_{cc}	Min	Max	Units	Conditions	Notes
		5.5V		850	μA	@ 32 kHz	2,3,4
I _{CC1}	Standby Current (HALT Mode)	3.6V		3	mA	$V_{ N} = O_{V}, V_{CC}$ @ 8.0 MHz	2,3
		5.5V		5	mA	Same as above	2,3
		3.6V		2	mA	Clock Divide-by-16 @ 8.0 MHz	2,3
		5.5V		4	mA	Same as above	2,3
I _{CC2}	Standby Current (STOP Mode)	3.6V		8	μΑ	$V_{IN} = O_{V}, V_{CC}$ WDT is not Running	5,6
		5.5V		10	μA	Same as above	5,6
		3.6V		500	μΑ	$V_{ N} = O_{V}, V_{CC}$ WDT is Running	5,6
		5.5V		800	μA	Same as above	5,6
I _{LV}	Standby Current (Low Voltage)			100	μA	Vcc < V _{BO}	7
T _{POR}	Power-On Reset	3.6V	12	75	ms		
		5.5V	5	20	ms		
V _{BO}	V _{CC} Low Voltage Protection			3.4	V	8 MHz max Ext. CLK Freq.	8
V _{LV}	Vcc Low Voltage Detection			3.8	V	$V_{LV} = V_{BO} + 0.4V$	9
N1 4							

Notes:

- 1. All Outputs excluding P00, P01, P36, and P37.
- 2. All outputs unloaded, inputs at rail.
- 3. CL1 = CL2 = 100 pF.
- 4. 32 kHz clock driver input.
- 5. Same as note 6 except inputs at V_{CC} .
- 6. Oscillator stopped.
- 7. Oscillator stops when V_{CC} falls below V_{BO} limit. 8. The V_{BO} increases as the temperature decreases.
- 9. Variance is 300 mV.

AC CHARACTERISTICS

Additional Timing




Figure 7. Timing

AC CHARACTERISTICS (Continued)

Table 4. Additional Timing

			T _A = 0°C to +70°C 8.0 MHz					Stop-Mode Recovery
No	Sym	Parameter	v_{cc}	Min	Max	Units	Notes	(D1, D0)
1	ТрС	Input Clock Period	3.6V	121	DC	ns	1	
		· -	5.5V	121	DC	ns	1	
2	TrC,TfC	Clock Input Rise	3.6V		25	ns	1	
		and Fall Times	5.5V		25	ns	1	
3	TwC	Input Clock Width	3.6V	37		ns	1	
		=	5.5V	37		ns	1	
4	TwTinL	Timer Input	3.6V	100		ns	1	
		Low Width	5.5V	70		ns	1	
5	TwTinH	Timer Input High	3.6V	3TpC			1	
		Width	5.5V	3TpC			1	
6	TpTin	Timer Input Period	3.6V	8TpC			1	
		-	5.5V	8TpC			1	
7	TrTin,TfTin	Timer Input Rise	3.6V	· · · · · · · · · · · · · · · · · · ·	100	ns	1	
		and Fall Timers	5.5V		100	ns	1	
8A	TwlL	Interrupt Request	3.6V	100		ns	1,2	
		Low Time	5.5V	70		ns	1,2	
8B	TwlL	Interrupt Request	3.6V	5TpC			1,3	
		Low Time	5.5V	5TpC			1,3	
9	TwlH	Interrupt Request	3.6V	5TpC			1,2	
		Input High Time	5.5V	5TpC			1,2	
10	Twsm	Stop-Mode	3.6V	12		ns		
		Recovery Width Spec	5.5V	12		ns		
11	Tost	Oscillator	3.6V		5TpC		4	
		Start-Up Time	5.5V		5TpC		4	
12	Twdt	Watch-Dog Timer Delay Time						
		-	3.6V	12		ms	5	0, 0
		-	5.5V	5		ms	5	
		-	3.6V	25		ms	5	0, 1
		-	5.5V	10		ms	5	
		-	3.6V	40		ms	5	1, 0
		-	5.5V	20		ms	5	·
		-	3.6V	160		ms	5	1, 1
		=	5.5V	80		ms	5	

Notes:

- Timing Reference uses 0.9 V_{CC} for a logic 1 and 0.1 V_{CC} for a logic 0.
 Interrupt request through Port 3 (P33-P31).
 Interrupt request through Port 3 (P30).

- 4. SMR D5 = 0.
- 5. For internal RC oscillator.

PIN FUNCTIONS

EPROM Programming Mode

D7–D0 Data Bus. The data can be read from or written to external memory through the data bus.

V_{CC} Power Supply. This pin must supply 5V during the EPROM read mode and 6V during other modes.

CE Chip Enable (Active Low). This pin is active during EPROM read mode, program mode, and program verify mode.

OE Output Enable (Active Low). This pin drives the direction of the Data Bus. When this pin is Low, the data bus is output; when High, the data bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM program modes by applying different voltages.

V_{PP} **Program Voltage.** This pin supplies the program voltage.

PGM Program Mode (Active Low). When this pin is low, the data is programmed to the EPROM through the data bus.

CLR Clear (Active High). This pin resets the internal address counter at the high level.

CLK Address Clock. This pin is a clock input. The internal address counter increases by one for each clock cycle.

Standard Mode

XTAL1 Crystal 1 (Time-Based Input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator input. An external single-phase clock to the on-chip oscillator input is also an option.

XTAL2 Crystal 2 (Time-Based Output). This pin connects a parallel-resonant crystal, ceramic resonant, LC, or RC network to the on-chip oscillator output.

Port 0 (P07–P00). Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open drain controlled by bit D2 in the PCON register.

If one or both nibbles are required for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

A EPROM option is available to program $0.4~V_{DD}$ CMOS trip inputs on P00-P03. This option allows direct interface to mouse/trackball IR sensors.

An optional 200 $\pm 50\%$ K Ω pull-up transistor is available as a mask option on all Port 0 bits with nibble select.

Note: Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

PIN FUNCTIONS (Continued)




Figure 8. Port 0 Configuration

Port 2 (P27–P20). Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port. These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight 200 K Ω ($\pm 50\%$) pullup transistors on this port. Bits programmed as outputs are

globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge detection circuitry in demodulation mode.




Figure 9. Port 2 Configuration

PIN FUNCTIONS (Continued)

Port 3 (P37–P31). Port 3 is a 7-bit, CMOS-compatible fixed I/O port. Port 3 consists of three fixed input (P33–P31) and four fixed output (P37–P34) ports, and each can be configured under software control for interrupt; and output from the counter/timers. P31, P32, and P33 are standard CMOS inputs; P34, P35, P36 and P37 are push-pull outputs.

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge detection circuit is through P31 or P20 (see CTR1 description). Other edge detect and IRQ modes are described in Table 5.

Port 3 also provides output for each of the counter/timers and the AND/OR Logic. Control is performed by programming bits D5-D4 of CTR1, bit 0 of CTR0 and bit 0 of CTR2.


Comparator Inputs. In Analog Mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 is diverted to the SMR sources (excluding P31, P32, and P33) as indicated in Figure 10. In digital mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

Table 5. Pin Assignments

Pin	I/O	C/T	Comp.	Int.
Pref1			RF1	
P31	IN	IN	AN1	IRQ2
P32	IN		AN2	IRQ0
P33	IN		RF2	IRQ1
P34	OUT	T8	AO1	
P35	OUT	T16		
P36	OUT	T8/16		
P37	OUT		AO2	
P20	I/O	IN		

Note: Comparators are powered down by entering STOP Mode. For P31–P33 to be used in a Stop-Mode Recovery source, these inputs must be placed into digital mode.

Comparator Outputs. These outputs may be programmed to be outputted on P34 and P37 through the PCON register.






Figure 10. Port 3 Configuration

PIN FUNCTIONS (Continued)




Figure 11. Port 3 Counter Timer Output Configuration

FUNCTIONAL DESCRIPTION

The Z86E86 incorporates special functions to enhance the Z8's functionality in consumer and battery operated applications.

Program Memory. The Z86E86 family addresses 32 KB of internal program memory. The first twelve bytes are reserved for interrupt vectors. These locations contain the five 16-bit vectors, which correspond to the five available interrupts.

RAM. The Z86E86 device has 237 bytes of RAM which make up the Register file.




Figure 12. Program Memory Map (32KB ROM)

Expanded Register File. The register file has been expanded to allow for additional system control registers, and for mapping of additional peripheral devices into the register address area. The Z8 register address space R0 through R15 has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the ERF (Expanded Register File). Bits 7-4 of register RP select the

working register group. Bits 3-0 of register RP select the expanded register file bank.

Note: An expanded register bank is also referred to as an expanded register group (see Figure 13).

The upper nibble of the register pointer (Figure 14) selects which working register group, of 16 bytes in the register file, will be accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z86E86 family, banks 0, F, and D are implemented. A 0h in the lower nibble will allow the normal register file (bank 0) to be addressed, but any other value from 1h to Fh will exchange the lower 16 registers to an expanded register bank.

The counter/timers are mapped into ERF group D. Access is easily performed using the following:

```
Example:
          LD RP, #0Dh
                                  ; Select ERF D for access
          to bank D (working register group 0)
                                  ; load CTRL0
                R0. #xx
          LD
                                  ; load CTRL1
          LD
                1. #xx
                R1, 2
                                  ; CTRL2→CTRL1
          LD
                RP, #0Dh
                                  ; Select ERF D for access
          LD
          to bank D (working register group 0)
                                  ; Select expanded register
                RP, #7Dh
          bank D and working register group 7 of bank 0 for
          access.
          LD
                71h, 2
                                  ; CTRL2→register 71h
                R1, 2
                                  ; CTRL2→register 71h
          LD
```




Figure 13. Expanded Register File Architecture




Figure 14. Register Pointer

Register File. The register file (bank 0) consists of 4 I/O port registers, 237 general-purpose registers, and 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively). Additionally, there are two expanded registers groups in Banks D and F. Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (Figure 15). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

Note: Working register group E0–EF can only be accessed through working registers and indirect addressing modes.

Stack. The Z86E86 internal register file is used for the stack. An 8-bit Stack Pointer (R255) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH is used as a general-purpose register only when using internal stacks.

Note: When SPH is used as a general-purpose register, and Port 0 is in address mode, the contents of SPH will be loaded into Port 0 whenever the internal stack is accessed.




Figure 15. Register Pointer—Detail

Counter/Timer Register Description

Table 6. Expanded Register Group D

(D)%0C	LVD
(D)%0B	HI8
(D)%0A	LO8
(D)%09	HI16
(D)%08	LO16
(D)%07	TC16H
(D)%06	TC16L
(D)%05	TC8H
(D)%04	TC8L
(D)%03	Reserved
(D)%02	CTR2
(D)%01	CTR1
(D)%00	CTR0
-	-

Register Description

LVD (D) %0C. Low Voltage Detection Register.

Field	Bit Position			Description
LVD	765432			Reserved
				No Effect
	1-	R	1	LV flag set
			0*	LV flag reset
	0	R/W	1	Enable LVD
			0*	Disable LVD

Note:

*Default after POR.

Bit 0 enables/disables the Low Voltage Detection Circuit. Bit 1 flags if low voltage is detected. Interrupt 5 is triggered when the flag bit is set, given that IRQ5 is not masked.

HI8(D)%0B. This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register is used to hold the number of counts when the input signal is 1.

Field	Bit Position		Description
T8_Capture_HI	76543210	R	Captured Data
		W	No Effect

L08(D)%0A. This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register is used to hold the number of counts when the input signal is 0.

Field	Bit Position		Description
T8_Capture_L0	76543210	R	Captured Data
		W	No Effect

HI16(D)%09. This register holds the captured data from the output of the 16-bit Counter/Timer16, while also holding the MS-Byte of the data.

Field	Bit Position		Description
T16_Capture_HI	76543210	R	Captured Data
		W	No Effect

L016(D)%08. Holds the captured data from the output of the 16-bit Counter/Timer16, while also holding the LS-Byte of the data.

Field	Bit Position		Description
T16_Capture_LO	76543210	R	Captured Data
		W	No Effect

TC16H(D)%07. Counter/Timer2 MS-Byte Hold Register.

Field	Bit Position		Description
T16_Data_HI	76543210	R/W	Data

TC16L(D)%06. Counter/Timer2 LS-Byte Hold Register.

Field	Bit Position		Description
T16_Data_LO	76543210	R/W	Data

TC8H(D)%05. Counter/Timer8 High Hold Register.

Field	Bit Position		Description	
T8_Level_HI	76543210	R/W	Data	

TC8L(D)%04. Counter/Timer8 Low Hold Register.

Field	Bit Position		Description
T8_Level_LO	76543210	R/W	Data

CTR0 (D)00 Counter/Timer8 Control Register.

Field T8_Enable	Bit Position		Value		
	7	R	0*	Counter Disabled	
_			1	Counter Enabled	
		W	0	Stop Counter	
			1	Enable Counter	
Single/Modulo-N	-6	R/W	0	Modulo-N	
			1	Single Pass	
Time_Out	5	R	0	No Counter Time-Out	
			1	Counter Time-Out	
		W	0	Occurred	
			1	No Effect	
				Reset Flag to 0	
T8 _Clock	43	R/W	0 0	SCLK	
			0 1	SCLK/2	
			1 0	SCLK/4	
			11	SCLK/8	
Capture_INT_MASK	2	R/W	0	Disable Data Capture	
			1	Int.	
				Enable Data Capture	
				Int.	
Counter_INT_Mask	1-	R/W	0	Disable Time-Out Int.	
			1	Enable Time-Out Int.	
P34_Out	0	R/W	0*	P34 as Port Output	
_			1	T8 Output on P34	
NI - 4					

Note:

CTR0 Counter/Timer8 Control Register Description

T8 Enable. This field enables T8 when set (written) to 1.

Single/Modulo-N. When set to 0 (modulo-n), the counter reloads the initial value when the terminal count is reached. When set to 1 (single pass), the counter stops when the terminal count is reached.

Time-Out. This bit is set when T8 times out (terminal count reached). To reset this bit, a 1 should be written to this location.

Caution: Writing a 1 is the only way to reset the Terminal Count status condition. Therefore, care should be taken to reset this bit prior to using/enabling the counter/timers.

The first clock of T8 may not exhibit complete clock width and can occur anytime when enabled.

Note: Care must be taken when utilizing the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1

(Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers will be ORed or ANDed with the designated value and then written back into the registers.

Example: When the status of bit 5 is 1, a timer reset condition will occur.

T8 Clock. This bit defines the frequency of the input signal to T8.

Capture_INT_Mask. Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

Counter_INT_Mask. Set this bit to allow an interrupt when T8 has a time out.

P34_Out. This bit defines whether P34 is used as a normal output pin or the T8 output.

^{*}Indicates the value upon Power-On Reset.

CTR1(D)%01. This register controls the functions in common with the T8 and T16.

Table 7. CTR1(D)%01 Register Descriptions

Field	Bit Position		Value	Description
Mode	7	R/W	0*	Transmit Mode
				Demodulation Mode
P36_Out/Demodulator_Input	-6	R/W		Transmit Mode
. co_caabomeaalatol_mpat	v		0*	Port Output
			1	T8/T16 Output
			•	Demodulation Mode
			0	P31
			1	P20
T8/T16_Logic/Edge _Detect	54	R/W	'	Transmit Mode
16/1 10_Logic/Lage _Detect	54	11// ٧٧	00	AND
			01	OR
			10	NOR
			11	NAND
			00	Demodulation Mode
			00	Falling Edge
			01	Rising Edge
			10	Both Edges
			11	Reserved
Transmit_Submode/Glitch_Filter	32	R/W		Transmit Mode
			00	Normal Operation
			01	Ping-Pong Mode
			10	T16_Out = 0
			11	T16_Out = 1
				Demodulation Mode
			00	No Filter
			01	4 SCLK Cycle
			10	8 SCLK Cycle
			11	Reserved
Initial_T8_Out/Rising Edge	1-			Transmit Mode
		R/W	0	T8_OUT is 0 Initially
			1	T8_OUT is 1 Initially
				Demodulation Mode
		R	0	No Rising Edge
			1	Rising Edge Detected
		W	0	No Effect
			1	Reset Flag to 0
Initial_T16_Out/Falling_Edge	0			Transmit Mode
	-	R/W	0	T16_OUT is 0 Initially
			1	T16_OUT is 1 Initially
			•	Demodulation Mode
		R	0	No Falling Edge
		• • • • • • • • • • • • • • • • • • • •	1	Falling Edge Detected
		W	Ö	No Effect
		V V	1	Reset Flag to 0
Note: *Default upon Power-On Reset.			·	

CTR1 Counter/Timer T8 and T16 Common Control Register Description

Mode. If it is 0, the Counter/Timers are in the transmit mode; otherwise, they are in the demodulation mode.

P36_Out/Demodulator_Input. In Transmit Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In Demodulation Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

T8/T16_Logic/Edge _Detect. In Transmit Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In Demodulation Mode, this field defines which edge should be detected by the edge detector.

Transmit_Submode/Glitch Filter. In Transmit Mode, this field defines whether T8 and T16 are in the "Ping-Pong" mode or in independent normal operation mode. Setting this field to "Normal Operation Mode" terminates the "Ping-Pong Mode" operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 will force T16 to output a 1.

In Demodulation Mode, this field defines the width of the glitch that should be filtered out.

Initial_T8_Out/Rising_Edge. In Transmit Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When The counter is not enabled and this bit is set to 1 or 0, T8_OUT will be set to the opposite state of this bit. This measure ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In Demodulation Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

Initial_T16 Out/Falling _Edge. In Transmit Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or Ping-Pong Mode (CTR1, D3, D2). When the counter is not enabled and this bit is set, T16_OUT will be set to the opposite state of this bit. This measure ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In Demodulation Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

Note: Modifying CTR1, (D1 or D0) while the counters are enabled will cause un-predictable output from T8/16 OUT.

CTR2 (D)%02: Counter/Timer16 Control Register.

Field	Bit Position		Value	Description
T16_Enable	7	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W		Transmit Mode
			0	Modulo-N
			1	Single Pass
				Demodulation Mode
			0	T16 Recognizes Edge
			1	T16 Does Not Recognize Edge
Time_Out	5	R	0	No Counter Time-Out
			1	Counter Time-Out Occurred
		W	0	No Effect
			1	Reset Flag to 0
T16 _Clock	43	R/W	00	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0	Disable Time-Out Int.
				Enable Time-Out Int.
P35_Out	0	R/W	0*	P35 as Port Output
			1	T16 Output on P35

CTR2 Counter/Timer16 Control Register Description

T16_Enable. This field enables T16 when set to 1.

Single/Modulo-N. In Transmit Mode, when set to 0, the counter reloads the initial value when terminal count is reached. When set to 1, the counter stops when the terminal count is reached.

In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge, but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode.

Time Out. This bit is set when T16 times out (terminal count reached). In order to reset it, a 1 should be written to this location.

T16 Clock. This bit defines the frequency of the input signal to Counter/Timer16.

Capture_INT_Mask. This bit is set to allow an interrupt when data is captured into LO16 and HI16.

Counter_INT_Mask. This bit is set to allow an interrupt when T16 times out.

P35 Out. This bit defines whether P35 is used as a normal output pin or T16 output.

^{*}Indicates the value upon Power-On Reset.

SMR2(F)%0D: Stop-Mode Recovery Register 2.

Field	Bit Position		Value	Description
Reserved	7		0	Reserved (Must be 0)
Recovery Level	-6	W	0*	Low
			1	High
Reserved	5		0	Reserved (Must be 0)
Source	432	W	000*	A. POR Only
			001	B. NAND of P23-P20
			010	C. NAND or P27-P20
			011	D. NOR of P33-P31
			100	E. NAND of P33-P31
			101	F. NOR of P33-P31, P00,P07
			110	G. NAND of P33-P31,P00,P07
			111	H. NAND of P33-P31,P22-P20
Reserved	10		00	Reserved (Must be 0)

Notes:

Counter/Timer Functional Blocks




Figure 16. Glitch Filter Circuitry

^{*}Indicates the value upon Power-On Reset. $^\dagger Port \ pins \ configured as outputs are ignored as a SMR recovery source.$




Figure 17. 8-Bit Counter/Timer Circuits

Input Circuit

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5-D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal which have a width less than specified (CTR1 D3, D2) are filtered out.

T8 Transmit Mode

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8_OUT is 1; if it is 1, T8_OUT is 0.

When T8 is enabled, the output T8_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In Single-Pass Mode (CTR0, D6), T8 counts down to 0 and stops, T8_OUT toggles, the time-out status bit (CTR0, D5) is set, and a time-out interrupt can be generated if it is enabled (CTR0, D1). In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8_OUT level now is 0), and TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, sets the time-out status bit (CTR0, D5) and generates an interrupt if enabled (CTR0, D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8 OUT level, and repeats the cycle.

The user can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded. Care must be taken not to write these registers at the time the values are to be loaded into the counter/timer, to ensure known operation. An initial count of 1 is not allowed (a non-function will occur). An initial count of 0 will cause TC8 to count from 0 to %FF to %FE.

Note: % is used for hexadecimal values.

Transition from 0 to %FF is not a time-out condition.

Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur.




Figure 18. T8_OUT in Single-Pass Mode




Figure 19. T8_OUT in Modulo-N Mode

T8 Demodulation Mode

The user should program TC8L and TC8H to %FF. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5, D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5, D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8;

if it is a negative edge, HI8. From that point, one of the edge detect status bits (CTR1, D1, D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with %FF and starts counting again. Should T8 reach 0, the time-out status bit (CTR0, D5) is set, an interrupt can be generated if enabled (CTR0, D1), and T8 continues counting from %FF (Figure 20).




Figure 20. Demodulation Mode Count Capture Flowchart




Figure 21. Transmit Mode Flowchart




Figure 22. Demodulation Mode Flowchart




Figure 23. 16-Bit Counter/Timer Circuits

T16 Transmit Mode

In Normal or Ping-Pong Mode, the output of T16, when not enabled, is dependent on CTR1, D0. If the result is a 0, T16_OUT is a 1; if it is a 1, T16_OUT is 0. The user can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3, D2 to a 10 or 11.

When T16 is enabled, TC16H * 256 + TC16L is loaded, and T16_OUT is switched to its initial value (CTR1, D0). When T16 counts down to 0, T16_OUT is toggled (in Normal or Ping-Pong Mode), an interrupt is generated (if enabled) (CTR2, D1), and a status bit (CTR2, D5) is set.

Note: Global interrupts will override this function as described in the interrupts section.

If T16 is in Single-Pass Mode, it is stopped at this point. If it is in Modulo-N Mode, it is loaded with TC16H * 256 + TC16L, and the counting continues.

The user can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded. Care must be taken not to load these registers at the time the values are to be loaded into the counter/timer, to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 will cause T16 to count from 0 to %FFFF to %FFFE. Transition from 0 to %FFFF is not a time-out condition.




Figure 24. T16_OUT in Single-Pass Mode




Figure 25. T16_OUT in Modulo-N Mode

T16 Demodulation Mode

The user should program TC16L and TC16H to %FF. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures HI16 and LO16, reloads, and begins counting.

If D6 of CTR2 is 0. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into H116 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). From that point, T16 is loaded with %FFFF and starts again.

This T16 mode is generally used to measure mark time, defined as the length of time between carrier signal bursts (marks).

Ping-Pong Mode

This operation mode is only valid in Transmit Mode. T8 and T16 must be programmed in Single-Pass Mode (CTR0, D6;

If D6 of CTR2 is 1. T16 ignores the subsequent edges in the input signal and continues counting down. A time out of T8 will cause T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 will capture and reload on the next edge (rising, falling, or both depending on CTR1, D5; D4) thereby continuing to ignore subsequent edges.

This T16 mode is generally used to measure mark time, defined by the length of time between active carrier signal bursts (marks).

Should T16 reach 0, it continues counting from %FFFF. Meanwhile, a status bit (CTR2, D5) is set and an interrupt time-out can be generated if enabled (CTR2, D1).

CTR2, D6), and Ping-Pong Mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example,

if T8 is enabled, T8_OUT is set to this initial value (CTR1, D1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled and T16 is enabled. T16_OUT switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, and the entire cycle repeats. Interrupts can be allowed when T8 or T16 reaches

terminal control (CTR0, D1; CTR2, D1). To stop the Ping-Pong operation, write 00 to bits D3 and D2 of CTR1.

Note: Enabling Ping-Pong operation while the counter/timers are running may cause intermittent counter/timer function. Disable the counter/timers, then reset the status flags prior to instituting this operation.




Figure 26. Ping-Pong Mode

To Initiate Ping-Pong Mode

First, make sure both counter/timers are not running. Then, set T8 into Single-Pass Mode (CTR0, D6), set T16 into Single-Pass Mode (CTR2 D6), and set the Ping-Pong Mode (CTR1, D2; D3). These instructions do not have to be in any particular order. Finally, start Ping-Pong Mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7).

During Ping-Pong Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) will be set and cleared alternately by hardware. The time-out bits (CTR0, D5; CTR2, D5) will be set every time the counter/timers reach the terminal count.




Figure 27. Output Circuit

Interrupts. The Z86E86 features six different interrupts. The interrupts are maskable and prioritized (Figure 28). The six sources are divided as follows: three sources are claimed by Port 3 lines P33-P31, two by the counter/timers, and one

by LVD (Table 8). The Interrupt Mask Register, globally or individually, enables or disables the six interrupt requests.




Figure 28. Interrupt Block Diagram

Table 8. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	P32	0,1	External (P32), Rising Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T _{IN}	4,5	External (P31), Rising Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	T8	8,9	Internal
IRQ5	LVD	10,11	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle is activated when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Z86E86 interrupts are vectored through locations in the program memory. This memory location, and the next byte, contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both edge triggered; all are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 8.

Clock. The Z86E86 on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100 Ohms. The Z86LXX on-chip

oscillator may be driven with a low-cost RC network or other suitable external clock source.

Table 9. IRQ Register*

IR	Q.	Interru	pt Edge
D7	D6	IRQ2(P31)	IRQ0 (P32)
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

Notes:

F = Falling Edge

R = Rising Edge

*In stop mode, the comparators are turned off.

For 32 kHz crystal operation, both an external feedback (Rf) and serial resistor (Rd) are required. See Figure 29.

The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground. The RC oscillator configuration is an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (Figure 29).

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows $V_{\rm CC}$ and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power Fail to Power OK status, including Waking up from V_{BO} Standby.
- 2. Stop-Mode Recovery (if D5 of SMR = 1).
- 3. WDT Time-Out.

The POR time is a nominal 5 ms. Bit 5 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock, RC, LC oscillators).




Figure 29. Oscillator Configuration

HALT. HALT turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, and IRQ4 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

STOP. This instruction turns off the internal clock and external crystal oscillation, reducing the standby current to $10 \, \mu A$ or less. STOP Mode is terminated only by a reset (such as WDT time-out), POR, SMR, or external reset. This termination causes the processor to restart the application program at address 000CH. In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To execute this action, the user must perform a NOP (opcode = FFH) immediately before the appropriate sleep instruction, as follows:

Example: FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
or		
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode

Port Configuration Register (PCON). The PCON register configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00.

Comparator Output Port 3 (D0). Bit 0 controls the comparator used in Port 3. A 1 in this location brings the com-

parator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.





Figure 30. Port Configuration Register (PCON) (Write Only)

Port0 Output mode (D2). Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

Stop-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 31). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of STOP recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4, or the SMR register, specify the source of the Stop-Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.






Figure 32. SCLK Circuit

Figure 31. Stop-Mode Recovery Register

^{*}Default Setting After Reset

**Default Setting After Reset and Stop-Mode Recovery

***At the XOR gate input




Figure 33. Stop-Mode Recovery Source

SCLK/TCLK Divide-by-16 Select (D0). D0 of the SMR controls a Divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT Mode (where TCLK sources interrupt logic). After Stop-Mode Recovery, this bit is set to a 0.

Stop-Mode Recovery Source (D2, D3, and D4). These three bits of the SMR specify the wake up source of the STOP recovery (Figure 33 and Table 10).

Table 10. Stop-Mode Recovery Source

SMR:432			Operation
D4	D3	D2	Description of Action
0	0	0	POR and/or external reset recovery
0	0	1	Reserved
0	1	0	P31 transition
0	1	1	P32 transition
1	0	0	P33 transition
1	0	1	P27 transition
1	1	0	Logical NOR of P20 through P23
1	1	1	Logical NOR of P20 through P27

Note: Any Port 2 bit defined as an output, will drive the corresponding input to the default state to allow the remaining

inputs to control the AND/OR function. Refer to SMR2 register for other recover sources.

Stop-Mode Recovery Delay Select (D5). This bit, if low, disables the 5 ms RESET delay after Stop-Mode Recovery. The default configuration of this bit is 1. If the "fast" wake up is selected, the Stop-Mode Recovery source must be kept active for at least 5TpC.

Stop-Mode Recovery Edge Select (D6). A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the Z86E86 from STOP Mode. A 0 indicates Low level recovery. The default is 0 on POR.

Cold or Warm Start (D7). This bit is read only, and it is set to 1 when the device is recovered from stop mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).

Stop-Mode Recovery Register 2 (SMR2). This register determines the mode of Stop-Mode Recovery for SMR2 (Figure 34).

If SMR2 is used in conjunction with SMR, either of the specified events will cause a Stop-Mode Recovery.

Note: Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source, and P20 is configured as an output, then the remaining SMR pins (P23–P21) form the NAND equation.




Figure 34. Stop-Mode Recovery Register 2 ((0F) DH: D2-D4, D6 Write Only)

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable, one-shot timer, that resets the Z8 if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC oscillator or external oscillator from the XTAL1 pin. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source is selected with bit 4 of the WDT register. Bit 0 and 1 control a tap circuit that determines the minimum time-out period. Bit 2 determines whether the

WDT is active during HALT, and Bit 3 determines WDT activity during STOP. Bits 5 through 7 are reserved (Figure 35). This register is accessible only during the first 61 processor cycles (122 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 34). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0FH. It is organized as follows:




Figure 35. Watch-Dog Timer Mode Register (Write Only)

WDT Time Select (D0, D1). Selects the WDT time period. It is configured as indicated in Table 11.

Table 11. WDT Time Select*

D1	D0	Time-Out of Internal RC OSC	Time-Out of XTAL Clock
0	0	5 ms min	256 TpC
0	1	10 ms min	512 TpC
1	0	20 ms min	1024 TpC
1	1	80 ms min	4096 TpC

Notes:

WDTMR During HALT (D2). This bit determines whether or not the WDT is active during HALT Mode. A 1 indicates active during HALT. The default is 1.

WDTMR During STOP (D3). This bit determines whether or not the WDT is active during STOP Mode. Since the XTAL clock is stopped during STOP Mode, the on-board RC has to be selected as the clock source to the WDT/POR counter. A 1 indicates active during STOP. The default is 1.

Clock Source for WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the RC oscillator.

^{*}TpC = XTAL clock cycle. The default on reset is 10 ms.




Figure 36. Resets and WDT

Mask Selectable Options. There are seven Mask Selectable Options to choose from based on ROM code requirements. These are:

Table 12. Mask Selectable Options

RC/Other	RC/XTAL
32 kHz XTAL	On/Off
Port 04-07 Pull-Ups	On/Off
Port 00-03 Pull-Ups	On/Off
Port 20-27 Pull-Ups	On/Off
Port 0:0-3 Mouse Mode 0.4	On/Off
V _{DD} Trip	

Blown-out Voltage/Standby. An on-chip Voltage Comparator checks that the V_{CC} is at the required level for correct operation of the device. Reset is globally driven when

 V_{CC} falls below V_{BO} (3.4V). A small further drop in V_{CC} causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. Typical Low-Voltage power consumpion in this Low Voltage Standby mode (I_{LV}) is below 100 $\mu A.$ If the V_{CC} is allowed to stay above Vram, the RAM content is preserved. When the power level is returned to above V_{BO} , the device will perform a POR and function normally.

Low Voltage (3.8V) Detection and Flag

A Low Voltage Detection circuit can be used optionally when the voltage decreases to 3.8V. Expanded Register Bank %0D register %0C bit 0 and 1 are used for this option.

Bit D0 is used to enable/disable this function.

Bit D1 is the status flag bit of this LVD.




Figure 37. Typical Z86E86 Low Voltage vs. Temperature at 8 MHZ

The minimum operating voltage varies with the temperature and operating frequency, while V_{BO} varies with temperature only.

The Low Voltage trip voltage ($V_{\rm BO}$) is less than 3.4V under the following conditions:

Maximum ($V_{\rm BO}$) Conditions:

 T_A = 0°C, +55°C—internal clock frequency equal to or less than 4.0 MHz.

Note: The internal clock frequency is one-half the external clock frequency.

EXPANDED REGISTER FILE CONTROL REGISTERS (0D)




Figure 38. TC8 Control Register ((0D) OH: Read/Write Except Where Noted)

EXPANDED REGISTER FILE CONTROL REGISTERS (0D) (Continued)




Figure 39. T8 and T16 Common Control Functions ((0D) 1H: Read/Write)




Figure 40. T16 Control Register ((0D) 2H: Read/Write, Except Where Noted)






Figure 41. Low-Voltage Detection Register ((OD) 0CH: Read/Write, Except Where Noted)

EXPANDED REGISTER FILE CONTROL REGISTERS (0F)



*Default Setting After Reset
**Default Setting After Reset and Stop-Mode Recovery
***At the XOR gate input

Figure 42. Stop-Mode Recovery Register ((0F) 0BH: D6-D0 = Write Only, D7 = Read Only)




Note: If used in conjunction with SMR, either of the two specified events will cause a Stop-Mode Recovery.

Figure 43. Stop-Mode Recovery Register 2 ((0F) 0DH: D2-D4, D6 Write Only)

^{*}Default Setting After Reset

^{**}At the XOR gate input

EXPANDED REGISTER FILE CONTROL REGISTERS (0F) (Continued)



*Default Setting After Reset

Figure 44. Watch-Dog Timer Register ((0F) 0FH: Write Only)




Figure 45. Port Configuration Register (PCON) ((0F) 0H: Write Only)

Z8 STANDARD CONTROL REGISTER DIAGRAMS




Figure 46. Port 2 Mode Register (F6H: Write Only)




Figure 47. Port 3 Mode Register (F7H: Write Only)




Figure 48. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 49. Interrupt Priority Register (F9H: Write Only)




Figure 50. Interrupt Request Register (FAH: Read/Write)

Z8 STANDARD CONTROL REGISTER DIAGRAMS (Continued)




Figure 51. Interrupt Mask Register (FBH: Read/Write)




Figure 52. Flag Register (FCH: Read/Write)




Figure 53. Register Pointer (FDH: Read/Write)




Figure 54. Stack Pointer High (FEH: Read/Write)




Figure 55. Stack Pointer Low (FFH: Read/Write)

PACKAGE INFORMATION




Figure 56. 28-Pin DIP Package Diagram




Figure 57. 28-Pin SOIC Package Diagram

ORDERING INFORMATION

Z86E86 8.0 MHz	
28-Pin DIP	Z86E8608PSC
28-Pin SOIC	Z86E8608SSC

For fast results, contact your local ZiLOG sales office for assistance in ordering the part required.

Codes		
Package	P = Plastic DIP	
	S = SOIC (Small Outline Integrated Circuit)	
Temperature	S = 0°C to +70°C	
Speed	8 = 8.0 MHz	
Environmental	C = Plastic Standard	

Example: Z 86E86 08 P S C is a Z86E86, 8 MHz, DIP, 0°C to 70°C, Plastic Standard Flow Environmental Flow Temperature Package Speed Product Number ZiLOG Prefix

Pre-Characterization Product:

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance

with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

©1999 by ZiLOG, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of ZiLOG, Inc. The information in this document is subject to change without notice. Devices sold by ZiLOG, Inc. are covered by warranty and patent indemnification provisions appearing in ZiLOG, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

ZiLOG, Inc. shall not be responsible for any errors that may appear in this document. ZiLOG, Inc. makes no commitment to update or keep current the information contained in this document.

ZiLOG's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and ZiLOG prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

ZiLOG, Inc.
910 East Hamilton Avenue, Suite 110
Campbell, CA 95008
Telephone (408) 558-8500
FAX 408 558-8300
Internet: http://www.zilog.com