# YAMAHA L S I

# **YSD221**

# DIT3

# Digital audio Interface Transmitter 3

#### OUTLINE

YSD221(DIT3) is an LSI which outputs the digital sound signals as digital audio interface (DIF) signals that conform to EIAJ CP-340 and AES/EBU.It also has a function of multiplexing with DIF signals from the CD signal processing LSI.

Use of YSD221 in combination with YM7110(LVFM) enables sound signals from the multi-disc player to be fully digitized, peripheral circuits to be reduced, sound signals to be switched and bilingual processed as well.

#### ■ FEATURES


- Synchronous operation with the external clock (384fs) inputted into the MCLK terminal.
- Capable of accepting synchronized DIF signals in addition to the digital sound signals.
- Useable for bilingual discs as any input channel signals can be switched to the output channel.
- Outputs input signals as bi-phase signal.
- Also outputs signals to the digital filter, etc.
- First 32 bit of the channel status can be set through microprocessor.
- 5V single power supply, Si-gate CMOS process.
- 16 pin SOP or 16 pin DIP.

YAMAHA CORPORATION

YSS221 CATALOG CATALOG No. : LSI-4SD221A2

1996. 5

# ■ PIN CONFIGURATION



<16 SOP, 16 DIP Top View>


# ■ PIN DESCRIPTION

| No. | Name | I/O |   | Function           |  |  |  |
|-----|------|-----|---|--------------------|--|--|--|
| 1   | VSS  |     | GND   |                    |  |  |  |
| 2   | SDSY | I+  | Digital sound signal input                        | Word clock         |  |  |  |
| 3   | BCI  | I+  |   | Bit clock          |  |  |  |
| 4   | SDI  | I+  |   | Serial data        |  |  |  |
| 5   | VFL  | I – |   | Validity flag data |  |  |  |
| 6   | DIN  | I+  | Synchronized digital audio interface signal input |                    |  |  |  |
| 7   | ICN  | I+  | Initial clear input                               |                    |  |  |  |
| 8   | VDD  |     | +5V power supply                                  |                    |  |  |  |
| 9   | CDI  | I   | Microprocessor interface                          | Serial data input  |  |  |  |
| 10  | CKI  | I   |   | Clock input        |  |  |  |
| 11  | CLD  | I   |   | Load input         |  |  |  |
| 12  | DOUT | О   | Digital audio interface signa                     | l output           |  |  |  |
| 13  | SDO  | О   | Digital sound signal output                       | Serial data        |  |  |  |
| 14  | всо  | О   |   | Bit clock          |  |  |  |
| 15  | LRCK | О   |   | L/R clock          |  |  |  |
| 16  | MCLK | I   | Master clock input (384fs)                        |                    |  |  |  |

(Note) I+: Input terminal with pull-up resistor

I-: Input terminal with pull-down resistor

#### ■ BLOCK DIAGRAM



#### **■ FUNCTION DESCRIPTION**

1. Master clock MCLK

Inputs 384fs master clock to MCLK pin.


#### 2. Data input DIN, BCI, SDSY, SDI, VFL

Digital sound signals are inputted through each pin of BCI, SDSY, SDI and VFL.

The input format is set through the microprocessor.

Interface with YM7110(LVFM) is also available.

< DIGITAL SOUND INPUT FORMAT (when LVFM='0')>



- The acceptable sound data length is 16 bit.
- BCI, SDSY, SDI and VFL must be synchronized with MCLK.
- BCI must be one of 32fs, 48fs, 64fs, 96fs, 128fs and 192fs.

DIF signal is inputted through DIN pin by making use of the output of CD signal processing LSI, etc. 24 bit data including AUX bit and the control code can be accepted.

When inputting the DIF signal, it must be synchronized with the MCLK clock.


#### 3. Microprocessor interface

#### CLD, CKI, CDI

Setting multiplex of the input signal and channel status 32 bit should be done by sending the serial data in the format shown below through the microprocessor interface

#### 3-1. Data format

Send the register address and setting data as a set.



#### 3-2. Register map

| ADDR |                   | LSB        | b1                 | b2   | b3 | b4          | b5        | b6   | MSB  |
|------|-------------------|------------|--------------------|------|----|-------------|-----------|------|------|
| 0    | Output<br>setting | LVFM       | _                  | _    | _  | _           |           | _    | TEST |
| 1    |                   | DIF        | DAON               | DION | _  | CMOD        | UMOD      | VMOD |      |
| 2    |                   | DA L DA    |                    |      | R  | DI          | L         | DI R |      |
| 3    | Channel           | 0          | 0 Control          |      |    |             |           | 0    | 0    |
| 4    | status            | Category   |                    |      |    |             | gory code |      |      |
| 5    | First 32 bit      | Source No. |                    |      |    | Channel No. |           |      |      |
| 6    | setting data      | S          | Sampling frequency |      |    | Clock a     | ccuracy   | 0    | 0    |

#### LVFM: Setting digital sound input format

0: Digital sound format < default >

1: YM7110(LVFM) format

#### TEST: LSI test

Always set to '0'.

#### DIF: Setting DIF signal output

0: Output OFF (DOUT='L')

1: Output ON < default >

#### DAON: Setting digital sound output

0: Output OFF (SDO MUTE) < default >

1: Output ON

DION: Setting DIF signal output

0: Output OFF (Audio data mute)

1: Output ON < default >

#### CMOD: Setting channel status output mode

0: Microprocessor setting data output (same for L and R, first 32 bit each and all '0' after this) < default >

1: Data inputted from DIN is copied and output (L and R, 192 bit each)

#### UMOD: Setting user data output mode

0: All '0' output < default >

1: Data inputted from DIN is copied and output (192 bit \*2)

#### VMOD: Setting validity flag output mode

0: '0' output all the time

1: Data inputted from VFL (when SDI is selected) or DIN (when DIF is selected) is copied and output <default>

#### DA L, DA R: Setting digital sound output multiplex

DA L selects digital sound output to L channel and DA R selects output data to R channel

|   | DA L |    | Signal output to digital sound |
|---|------|----|--------------------------------|
|   | LSB  | b1 | output L channel               |
| ı | 0    | 0  | Digital sound input L channel  |
|   | 1 0  |    | Digital sound input R channel  |
|   | 0    | 1  | DIF signal input L channel     |
|   | 1    | 1  | DIF signal input R channel     |

default value is (LSB, b1)=(0, 0)

| DA R |    | Signal output to digital sound |
|------|----|--------------------------------|
| b2   | b3 | output R channel               |
| 0    | 0  | Digital sound input L channel  |
| 1    | 0  | Digital sound input R channel  |
| 0    | 1  | DIF signal input L channel     |
| 1    | 1  | DIF signal input R channel     |

Initial value is (b2, b3)=(0, 0)

#### DI L, DI R: Setting DIF signal output multiplex

DI L selects DIF signal output to L channel and DI R selects output data to R channel

| DI L |    | Signal output to DIF signal   |
|------|----|-------------------------------|
| b4   | b5 | output L channel              |
| 0    | 0  | Digital sound input L channel |
| 1    | 0  | Digital sound input R channel |
| 0    | 1  | DIF signal input L channel    |
| 1    | 1  | DIF signal input R channel    |

default value is (b4, b5)=(0, 0)

| DI R |     | Signal output to DIF signal   |
|------|-----|-------------------------------|
| b6   | MSB | output R channel              |
| 0    | 0   | Digital sound input L channel |
| 1    | 0   | Digital sound input R channel |
| 0    | 1   | DIF signal input L channel    |
| 1    | 1   | DIF signal input R channel    |

Initial value is (b6, MSB)=(1, 0)

#### Channel status 32 bit:

Set data as the first 32 bit of channel status.


The data, as set, is output to both L and R channels from the immediately following preamble 'B' frame.

The initial value is all '0'.

#### 4. Data output DOUT, BCO, LRCK, SDO

The audio data and control code are output through DOUT pin after bi-pahse modulation. If DIF signal is selected, 24 bit including the AUX bit is output. Also, the digital sound data is output in the following format through BCO, LRCK and SDO terminals.

<DIGITAL SOUND OUTPUT FORMAT>



• The sound data length is 16 bit regardless of the input signal

#### 5. System reset ICN

This LSI requires initial clear operation when the power is turned ON.

After the clock is fed, set the ICN pin to 'L' for 32 or more cycles of the sampling frequency. While the ICN pin is 'L', DOUT output becomes 'L'.

# ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute maximum ratings

| Parameter             | Symbol | Rating                   | Unit |
|-----------------------|--------|--------------------------|------|
| Power supply voltage  | Vdd    | -0.3~7.0                 | V    |
| Input voltage         | Vı     | $-0.3 \sim V_{DD} + 0.3$ | V    |
| Operating temperature | Тор    | 0~70                     | °C   |
| Storage temperature   | Tstg   | <b>-50 ~125</b>          | °C   |

#### 2. Recommended operating conditions

| Parameter             | Symbol | Min. | Тур. | Max. | Unit |
|-----------------------|--------|------|------|------|------|
| Power supply voltage  | Vdd    | 4.75 | 5.00 | 5.25 | V    |
| Operating temperature | Тор    | 0    | 25   | 70   | °C   |

#### 3. DC characteristics

| Parameter                     | Symbol | Condition        | Min. | Тур. | Max. | Unit               |
|-------------------------------|--------|------------------|------|------|------|--------------------|
| Power supply current          | IDD    |                  |      |      | 10   | mA                 |
| Input voltage H level (1)     | VIH1   | *1               | 2.2  |      |      | V                  |
| Input voltage L level (1)     | VIL1   | *1               |      |      | 0.8  | V                  |
| Input voltage H level (2)     | VIH2   | *2               | 3.5  |      |      | V                  |
| Input voltage L level (2)     | VIL2   | *2               |      |      | 1.5  | V                  |
| Input leakage current         | Ilk    | *3               | -10  |      | 10   | $\mu \mathbf{A}$   |
| Pull-up, pull-down resistance | RP     | *4               | 60   |      | 600  | $\mathbf{k}\Omega$ |
| Output voltage H level        | Vон    | IOH = -0.4mA, *5 | 4.0  |      |      | V                  |
| Output voltage L level        | Vol    | IoL=1.0mA, *5    |      |      | 0.4  | V                  |
| Input capacitance             | Cı     | f=1MHz           |      |      | 8    | pF                 |

<sup>\*1)</sup> Applicable to input pins except for ICN.

<sup>\*2)</sup> Applicable to ICN pin.

<sup>\*3)</sup> Applicable to CDI, CKI, CLD and MCLK pins.


<sup>\*4)</sup> Applicable to SDSY, BCI, SDI, VFL, DIN and ICN pins.


<sup>\*5)</sup> Applicable to all output pins.


#### 4. AC characteristics


|        | Parameter               |    | Symbol                      | Min.  | Тур. | Max. | Unit |
|--------|-------------------------|----|-----------------------------|-------|------|------|------|
| MCLK   | frequency               |    | fм                          | 12.2  |      | 18.5 | MHz  |
|        | Duty                    |    | Dм                          | 40    | 50   | 60   | %    |
| CDI    | Setup time              |    | tcds                        | 20    |      |      | ns   |
|        | Hold time               |    | $\mathbf{t}_{\mathrm{CDH}}$ | 20    |      | ĺ    | ns   |
| CKI    | ON/OFF time             |    | tcĸ                         | 40    |      |      | ns   |
|        | Transition time         |    | tст                         |       |      | 50   | ns   |
| CLD    | Setup time              |    | tcls                        | 40    |      |      | ns   |
|        | Hold time               |    | ${f t}_{ m CLH}$            | 0     |      |      | ns   |
| CLD    | ON time                 |    | $t_{\mathrm{CL}}$           | 14/fM |      | _    | ns   |
| SDI    | Setup time              |    | ts                          | 20    |      |      | ns   |
|        | Hold time               |    | tн                          | 20    |      |      | ns   |
| BCI    | ON/OFF time             |    | $\mathbf{t}_{\mathrm{BC}}$  | 40    |      |      | ns   |
| 1      | Transition time         |    | <b>t</b> BT                 |       |      | 50   | ns   |
| DIF    | Setup time              | *1 | <b>t</b> DS                 | 20    |      |      | ns   |
|        | Hold time               | *1 | $oldsymbol{t}_{	ext{DH}}$   | 20    |      |      | ns   |
| BCO, L | BCO, LRCK, SDO, DOUT *2 |    |                             |       |      |      |      |
|        | Delay time              |    | <b>t</b> d                  |       |      | 80   | ns   |

- \*1) Either tDS or tDH may be less than its Min. value but not both of them at the same time.
- \*2) Load capacitance: 100pF or less












## ■ EXTERNAL DIMENSIONS

#### • YSD221-D







Plastic body dimensions do not include burr of resin.

UNIT: mm

Note: The LSIs for surface mount need especial consideration on strage and soldering conditions. For detailed information, please contact your nearest agent of yamaha.

#### IMPORTANT NOTICE

- 1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment. nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANYTHIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

Note) The specifications of this product are subject to improvement changes without prior notice.

# - AGENCY -

### -YAMAHA CORPORATION

Address inquiries to:

Semiconductor Sales & Marketing Department

■ Head Office 203, Matsunokijima, Toyooka-mura, Iwata-gun, Shizuoka-ken, 438-0192

Tel. +81-539-62-4918 Fax. +81-539-62-5054

2-17-11, Takanawa, Minato-ku, ■ Tokyo Office

Tokyo, 108-8568

Tel. +81-3-5488-5431 Fax. +81-3-5488-5088

Namba Tsujimoto Nissei Bldg. 4F ■ Osaka Office

1-13-17, Namba Naka, Naniwa-ku, Osaka City, Osaka, 556-0011

Tel. +81-6-6633-3690 Fax. +81-6-6633-3691

YAMAHA Systems Technology U.S.A. Office 100 Century Center Court, San Jose,

CA 95112

Tel. +1-408-467-2300 Fax. +1-408-437-8791