

YSF224B

Sound Analysis Processor (SAP)

OUTLINE

YSF224B (SAP) is a digital processing LSI which performs frequency filtering and level detection necessary for spectrum analysis of the audio signals.


The level data is output to the microprocessor in the decibel value through the serial interface.

FEATURES

- Level detection processing is performed on the digital data of 32k to 48kHz sampling frequency.
- De-emphasis compensation is performed before the level is detected.
- Using the 2nd order IIR filter, the level detection of the bands up to seven bands and the total level detection are possible.
- The band frequency can be also set arbitrarily.
- The time constant of the peak holding for level detection can be also set arbitrarily.
- The level data is output in the decibel value of 3-dB resolution.
- Control is done by the microprocessor with a serial interface.
- The master clock is selected from 384fs or 256fs.
- 5V single power supply and Si-gate CMOS process.
- 16 pin plastic DIP (YSF224B-D) or 16 pin plastic SOP (YSF224B-M)

YSF224B CATALOG CATALOG No. : LSI-4SF2244 1994.04

■ PIN CONFIGURATION




< Top View, common to 16DIP and 16SOP >

■ PIN FUNCTION

No.	Name	I/O	Function				
1	VSS	_	Ground				
2	SDSY	I	Digital audio signal input Word clock				
3	(NC)						
4	SDI	I	Digital audio signal input Serial data				
5	BCI	I	Digital audio signal input Bit clock				
6	(NC)						
7	/IC	I+	itial clear input				
8	VDD		V power supply				
9	/CS	I	dicroprocessor interface Chip select				
10	W/R	I	Microprocessor interface Read/write control				
11	(NC)						
12	CKI	I	Microprocessor interface Serial clock				
13	CDI	I	Microprocessor interface Serial data input				
14	(NC)						
15	CDO	О	Microprocessor interface Serial data output				
16	MCLK	I	Master clock input (384fs or 256fs)				

(NOTE) I+: Input terminal with a pull-up resistor

■ BLOCK DIAGRAM



■ FUNCTION DESCRIPTION

1. Clock MCLK

An external clock of 384fs or 256fs is input through MCLK terminal.

2. Digital audio signal input BCI, SDSY, SDI

Digital audio siganls are input through BCI, SDSY and SDI terminals.

It is possible to obtain MSB-side 16 bit data from 16/18/20/24 bit data and setting is done through the microprocessor interface.


BCI, SDSY and SDI terminals must be synchronized with MCLK clock.

Also, BCI terminal must be one of 32fs, 48fs, 64fs, 96fs, 128fs and 192fs when MCLK terminal is 384fs and one of 32fs, 64fs and 128fs when MCLK is 256fs.

3. Microprocessor interface /CS, W/R, CKI, CDI, CDO


The first step is to set the operation mode by using each command. After that, each level data can be read steadily in the set mode.

• Command write timing



NOTE: The shaded section means "don't care".

• Data read timing



NOTE: The shaded section means "don't care".

CDO terminal becomes high impedance when /CS terminal is at "H".

NOTE) To control a multiple number of this LSI with the same microprocessor, a period during which all /CS terminals become 'H' should be obtained for a period longer than 1 clock at 128fs when switching /CS terminal so that contention of CDO terminals is avoided.

4. Initial clear /IC

This LSI requires an initial clear when the power is turned on.

■ CONTROLS

1. Command

The command is largely classified by the upper 2 bits.

(a) Operation setting command (1 byte)

MSB	b6	b5	b4	b 3	b2	b1	LSB
0	0	R	L	FS1	FS0	2/3	EN1

Bit 1 and 0 are reset to '0' at initial clear.

R, L: Mixing selection


The signal for level detect processing is selected.

b5	b4	Audio signal
R	L	to be processed
0	0	Prohibited
0	1	L only
1	0	R only
1	1	L+R

FS1, FS0: Input data format selection

	b3	b 2	Input
I	FS1	FS0	format
l	0	0	SDI (1)
	0	1	SDI (2)
	1	0	SDI (3)
	1	1	SDI (4)

(NOTE) The data processed internally is always fixed to 16 bits from MSB.



2/3: Master clock selection

0 = 384 fs

1 = 256 fs

EN1: Signal process enable

0=Internal temporary RAM clear

1=Normal signal processing

(b) Output data setting command (1 byte)

MSB	b6	b5	b4	b3	b2	b1	LSB
0	1	TEST	LRS	OM	D2	D1	D0

TEST: LSI test

Be sure to set to '0'.

LRS: Level data reset

Reset the level data at '1', and the level data output mode will be retained.

OM: Level data output mode setting

0=The level data of the fixed channel is output (The channel is set by D2, D1 or D0).

1=The level data of each channel is output one after another (The initial channel is set by D2, D1 or D0).

D2, D1, D0: Channel setting

CHANNEL=D2*4+D1*2+D0 (0 to 6 correspond to BPF0 to BPF6 while 7 to the total level.)

(c) Time constant setting command for level detection (1 byte)

MSB	b6	b5	b4	b 3	b2	b1	LSB
1	0	TEST	D4	D3	D2	D1	D0

TEST: LSI test

Be sure to set to '0'.

D4 to D0: Time constant setting

Set the peak hold time constant (time required for -6dB attenuation) for level detection.

(Peak hold time constant)= $(D4 \times 16 + D3 \times 8 + D2 \times 4 + D1 \times 2 + D0 + 1) \times 1024 \times (\text{sampling cycle time})$

However, peak hold time constant becomes ∞ when D4=D3=D2=D1=D0=0.

(d) Coefficient write command (n byte)

MSB	b6	b5	b4	ь3	b2	b1	LSB	1st	Byte
1	1	EN0	R4	R3	R2	R1	R0		
								,	
MSB	b6	b5	b4	ь3	b2	b1	LSB	2nd	Byte
D1	D0	*	*	*	*	*	*	1	
								J	
MSB	b6	b5	b4	ь3	b2	b1	LSB	3rd	Byte
D9	D8	D7	D6	D5	D4	D3	D2	İ	
							-	1	
MSB	b6	b5	b4	ь3	b2	b1	LSB	4th	Byte
							+	+	

D13

D14

D17 D16 D15

(NOTE) *: don't care

EN0: Signal process enable

Be sure to set to '1'.

R4 to R0: Coefficient address

Set the coefficient address by using the lower 5 bits of the first byte, and the following 3-byte data are written as coefficient values. After that, only the coefficient values can be sent to the continuous addresses.

D12 D11 D10

The internal band filter consists of the second order IIR filter and has 7 channels from BPF0 to 6. For each filter, it is necessary to set 3 coefficients, A, B and C.


The filter for de-emphasis consists of the first order IIR filter. Also, it is necessary to set 3 coefficients, D, E and F.


These coefficient addresses are determined as shown below.

	EF. DR	R4 R3 R2	0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1
R1	R0	нех	0	4	8	С	10	14	18	1C
0 0 1	0 1 0	+ 0 + 1 + 2	$\begin{array}{c} A_0 \\ B_0 \\ C_0 \end{array}$	$\begin{array}{c} A_1 \\ B_1 \\ C_1 \end{array}$	A ₂ B ₂ C ₂	A ₃ B ₃ C ₃	A ₄ B ₄ C ₄	A ₅ B ₅ C ₅	A ₆ B ₆ C ₆	D E F

CHANNEL=R4*4+R3*2+R2 (0 to 6 correspond to BPF0 to BPF6 while 7 to DEP.)

(NOTE) When the data is written continuously, if the lower 2 bits of the address R1 and R0 are '1', it is skipped for further increment.





D17 to D0: Coefficient values

The coefficient value is 18 bits and 2's complement.

(Coefficient value) =
$$\left\{ (-1) \times D_{17} + \sum_{n=0}^{16} D_n \times 2^{n-17} \right\} \times 2$$

2. Output data

MSB	b6	b5	b4	ь3	b2	b1	LSB
0	0	0	L4	L3	L2	L1	L0

The level data is output in the decibel value of 3-dB resolution.

(Level data)=
$$(-48)*L4+(-24)*L3+(-12)*L2+(-6)*L1+(-3)*L0$$
 [dB]

The output channel and the order are determined by the output data setting commands.

■ ELECTRIC CHARACTERISTICS

1. Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Power supply voltage	VDD	-0.3~7.0	V
Input voltage	Vı	$-0.3 \sim V_{DD} + 0.3$	v
Operating temperature	Top	−40 ~85	°C
Storage temperature	Tstg	-50~125	°C

2. Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	Vdd	3.0	5.0	5.5	V
Operating temperature	Тор	0	25	70	°C

3. DC characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply current	IDD	VDD=5.5V			10	mA
Input voltage L level	VIL				0.3VDD	V
Input voltage H level	VIH		0.7Vdd			V
Input leakage current	ILI	*1	-1		1	$\mu \mathbf{A}$
Output voltage L level	Vol	IOL=0.5mA, *2			0.4	V
Output voltage H level	Vон	IOH = -0.2mA, *2	VDD - 0.5			V
Output leakage current	ILO	CDO terminal	-10		10	$\mu \mathbf{A}$
Pull-up resistance	RU	/IC terminal	60		600	$\mathbf{k}\Omega$
Input capacitance	Cı	f=1 MHz			8	pF
Output capacitance	Co	f=1 MHz			10	pF


^{*1)} Applicable to CKI, CDI, W/R, /CS, BCI, SDI, SDSY and MCLK terminals.


^{*2)} Applicable to CDO terminal.

4. AC Characteristics

	Parameter	Symbol	Min.	Тур.	Max.	Unit
MCLK	frequency	fмc	8.1		18.5	MHz
	duty	Dмс	40	50	60	%
BCI	ON-OFF time	t BC	50			ns
1	rise time	t BCr			50	ns
	fall time	t BCf			50	ns
SDI	setup time	tsds	20			ns
SDI, SDSY hold time		tsdн	20			ns
CDI	setup time	tois	20			ns
	hold time	t DIH	20			ns
CKI	ON·OFF time	tck1	100			ns
	ON time	tck2	5tc			s
CKI	rise time	t _{CKr}			50	ns
	fall time	t ckf			50	ns
CDO	delay time	tdod	:		120	ns
W/R	setup time (1)	twrsi	tc			s
	hold time (1)	twr _{H1}	tc			s
	setup time (2)	twrs2	4tc			s
	hold time (2)	twr _{H2}	3tc			s


*1) tc=1/128fs






■ EXTERNAL DIMENSIONS

(1)YSF224B-D



(2)YSF224B-M



The specifications of this product are subject to improvement changes without prior notice.

IMPORTANT NOTICE

- 1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment. nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANYTHIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

AGENCY

YAMAHA CORPORATION

Address inquiries to:

Semiconductor Sales & Marketing Department

■ Head Office 203, Matsunokijima, Toyooka-mura, Iwata-gun, Shizuoka-ken, 438-0192

Tel. +81-539-62-4918 Fax. +81-539-62-5054

■ Tokyo Office 2-17-11, Takanawa, Minato-ku, Tokyo, 108-8568

Tel. +81-3-5488-5431 Fax. +81-3-5488-5088

Namba Tsujimoto Nissei Bldg. 4F ■ Osaka Office

1-13-17, Namba Naka, Naniwa-ku,

Osaka City, Osaka, 556-0011 Tel. +81-6-6633-3690 Fax. +81-6-6633-3691

■ U.S.A. Office YAMAHA Systems Technology

100 Century Center Court, San Jose,

CA 95112 Tel. +1-408-467-2300 Fax. +1-408-437-8791