## YAMAHA'L SI

# **YM7405B**

### **IDNDCH**

ISDN basic access interface with D channel packet

#### ■ GENERAL DESCRIPTION

The YM7405B is an upgraded version of the YM7405 chip with the ISDN user-network interface function (digital four-wire time-division full-duplex operation).

In only one chip, the YM7405B is compatible with ITU-T Recommendation I.430, Q.920 and Q.921 [1992 edition], supports Layer 1 (physical layer) and Layer 2 (LAP-D protocol), and is making it suitable for D channel packet mode terminals.

The YM7405B supports ETS1 (European Telecommunications Standards Institute) ETS 300 012 [April 1992] and ETS 300 125 [September 1991] also by setting it ETSI operation mode. (Refer to "YM7405B APPLICATION NOTE")

The YM7405B also includes the Layer 3 processor interface function and analog driver and receiver in an 80-pin QFP or 100-pin TQFP package and has great potential for mounting and functional designing of terminal equipments (TE) and PBX (NT2) trunk circuits.

#### **■ FEATURES**

#### 1) Layer 1

- Compatible with ITU-T Recommendation I.430 [1992 edition] and TTC Standard JT-I430 [1993 edition]. (default)
- Supports ETSI ETS 300 012 [April 1992] operation mode (Refer to "YM7405B APPLICATION NOTE").
- Four-wire time-division full-duplex 192 Kbps transmission.
- Interface structure: 2B+D (B=64 Kbps, D=16 Kbps).
- Frame assembling and disassembling function.
- Collision control (built-in random number (Ri) reset), priority control (built-in retransmission control), and state transition control.
- Multiframing capability (S channel and Q channel access).
- B channel I/O clock selection function. (Internal clock mode/External clock mode)
- B channel selection function.
- Loop-back test function (for test and maintenance).
- Built-in analog driver and receiver.
- Leased line capability (JT-I430-a).

YAMAHA CORPORATION

YM7405B CATALOG



#### 2) Layer 2

- Compatible with ITU-T Recommendation Q.920 and Q.921 [1992 edition] and TTC Standard JT-Q920 and JT-Q921 [1993 edition]. (default)
- Supports ETSI ETS 300 125 [September 1991] operation mode (Refer to "YM7405B APPLICATION NOTE").
- HDLC frame control (Flag control, FCS generation/checking, automatic zero insertion/ deletion, abort pattern transmission/detection, etc.).
- LAP-D status control (sequence control, flow control, SAPI control).
- Built-in timer for time-out check.
- Multi-link capability (circuit switching, packet switching).
- Automatic assigned TEI/non-automatic assigned TEI (VC/PVC) capability.
- XID frame support.

#### 3) Layer 3 interface function


- Connectable to 8-bit or 16-bit microprocessor (8086 family, Z80 family, 6800 family and 68000 family)
- Data transfer method: DMA transfer.
- Primitive logical interface.
- 4) Power-down mode (low-power operation)
- 5) CMOS technology with single +5 volt supply
- 6) 80-pin QFP or 100-pin TQFP
- 7) YM7405 pin and software compatible




#### **■ SPECIFICATIONS**


	Item Number	Item	Specifications	Remarks
	1	Transmission medium	Conductive balanced cable (4-wireT wire, R wire)	
	2	Maximum transmission distance	Compatible with ITU-T I.430	
	3	Connection method	Transformer coupling, 4-wire	For transmission and reception
	4	Transmission capacity	B + B + D = 64 + 64 + 16 Kbps	
	5	Encoding algorithm	100% AMI	
1	6	Bit rate	192 Kbps	
_	7	Frame synchronization	Transmission symbol violation (14-bit algorithm)	
Layer 1	8	Timing recovery/synchro- nization	DPLL	
-	9	Frame structure	Compatible with ITU-T 1.430	
	10	D channel collision	Echo bit che <b>ck method</b>	
	11	Multiframing control	Q channel, S channel microprocessor interface	
	12	B channel interface	Internal/external clock synchronization can be selected. 128 Kbps to 2 Mbps transmission possible when external clock selected.	2 Mbps highway interface capability
	13	Leased line interface	Compatible with TTC JT-I430-a	
	1	Automatic zero insertion/deletion	Automatic zero insertion after all sequences of five contiguous "1" bits. Automatic zero deletion when receiving data.	
	2	Automatic flag generation/detection	Automatic generation/detection of opening flag/closing flag	
	3	FCS generation/checking	Generation and checking of polynomial X <sup>16</sup> +X <sup>12</sup> +X <sup>5</sup> +1	
	4	Abort pattern transmission/detection	Transmission or detection of seven or more contiguous "1" bits	
Layer 2	5	Invalid frame detection and abort	<ul> <li>Frame not bounded by two flags</li> <li>FCS error frame</li> <li>Frame which has an address field of 1 octet</li> <li>Frame which is not an integer multiple</li> </ul>	
	6	SAPI, TEI address control	<ul> <li>Supports data link for TEI assignment, broadcast data link, and data link for sending/receiving multiple Layer 3 messages</li> <li>Multi-link capability (circuit switching, packet switching)</li> </ul>	Non-automatic assigned TEI support
	7	Sequence control Flow control	Send/receive sequence number and busy state control by S frame and I frame     Retransmission procedure on expiry of timer T200 and T203	XID frame support
L	8	Frame structure	Compatible with ITU-T Q.921	
Layer 3 interface	1	DMA transfer	Send and receive 2 channels	
Layer 3 i	2	Program I/O	Send and receive both have an 8-byte FIFO buffer	

#### **■ BLOCK DIAGRAM**



#### **■ PIN ASSIGNMENTS**







#### **■ PIN FUNCTIONS**

#### 1. Common section

80-pin QFP	100-pin TQFP	Pin name	I/O	Function	Remarks
32, 72	38, 88	DVDD	PWR	+5 V digital power supply (±5%)	
3, 29, 55, 69	1, 34, 67, 85	DVss	GND	Digital ground	1 100
73	89	AVDD	PWR	+5 V analog power supply (±5%)	
2, 78	95, 100	AVss	GND	Analog ground	
54	66	X1	IN	Connected to 12.288 MHz crystal oscillator. External clock can be input.	
53	64	<b>X</b> 2	OUT	Connected to 12.288 MHz crystal oscillator.	
67	82	RESET	IN	System reset input (reset when LOW). Over 250 µs "L" input sets all internal registers, flags, counters, etc. to default value.	
71	87	TEST	IN	Test mode input. Usually fixed at HIGH.	Pull-up resistor
70	86	PDSEL	IN	Power supply detection mode selection.	
68	83	PDET	IN	Power supply detection from DSU.	Pull-down resistor

#### 2. Transformer interface section

80-pin QFP	100-pin TQFP	Pin name	I/O	Function	Remarks
80	97	Ll1	IN	S/T bus input pin Inputs S/T bus data via a transformer.	
1	99	Ll2	OUT	S/T bus input pin Inputs S/T bus data via a transformer.	
79	96	VREF	IN	S/T bus reference input pin Sets S/T bus reference voltage.	
74	90	LO <sub>1</sub>	OUT	S/T bus driver output pin (+) Connects to S/T bus drive transformer.	
77	94	LO <sub>2</sub>	OUT	S/T bus driver output pin (–) Connects to S/T bus drive transformer.	



#### 3. Layers 1 and 2 control section

80-pin QFP	100-pin TQFP	Pin name	1/0	Function	Remarks
52	63	CLKSEL	IN	Selects internal/external clock mode for B channel data send/receive. HIGH or open: Internal clock mode LOW: External clock mode	Pull-up resistor

[Internal clock mode] CLKSEL pin "HIGH" or open.

80-pin QFP	100-pin TQFP	Pin name	I/O	Function	Remarks
†64	†79	RB1	OUT	Receive B channel data output pin Used in internal clock mode Internal register REG 1 selects B channel to be	
†63	†78	RB2	OUT	connected.  Data rate: 64 Kbps	
59	73	RS	OUT	S bit data output pin	
61	76	RFA	OUT	FA bit data output pin	
60	74	RM	OUT	M bit data output pin	
†57	†70	TB1	IN	Send B channel data input pin Used in internal clock mode. Internal register REG 1 selects B channel to be	Pull-up
†56	† <b>6</b> 8	TB2	IN	connected.  Data rate: 64 Kbps	resistor
58	71	TFA	IN	FA bit data input pin Used only when TFA pin enabled mode. Connects to RFA pin when TFA pin enabled and multi- framing not used.	Pull-up resistor
†65	†80	CL64K	OUT	Outputs a 64 kHz clock synchronized with CL8K. Used to generate the bit timing of RB1, RB2, TB1, and TB2.	
†66	†81	CL8K	OUT	Outputs the 8 kHz clock extracted from the receive data. Used to generate the first bit timing of RB1, RB2, TB1, and TB2.	
62	77	CL4K	OUT	Outputs the 4 kHz frame synchronization signal extracted from the receive data. Used for multiframing.	

<sup>†</sup> Changes as shown on next page in external clock mode (when "LOW" selected at CLKSEL pin).



[External clock mode] CLKSEL pin "LOW".

80-pin QFP	100-pin TQFP	Pin name	I/O	Function	Remarks
64	79	RBHW	OUT (O.D.)	In the external clock mode, outputs the receive B channel data synchronized with EXTCLK.	Open drain
63	78	TBHW	IN	In the external clock mode, inputs the send B channel data synchronized with EXTCLK.	
59	73	RS	OUT	S bit data output pin	
61	76	RFA	OUT	FA bit data output pin	
60	74	RM	OUT	M bit data output pin	
57	70	RSYNC	IN	In the external clock mode, inputs the 8 kHz synchronization pulse for the receive B channel data.	Pull-up resistor
56	68	TSYNC	IN	In the external clock mode, inputs the 8 kHz synchronization pulse for the send B channel data.	Pull-up resistor
58	71	TFA	IN	FA bit data input pin Used only when TFA pin enabled mode. Connects to RFA pin when TFA pin enabled and multi- framing not used.	Pull-up resistor
65	80	EXTCLK	IN	In the external clock mode, inputs the clock for B channel data send/receive. Operates at 128 kHz to 2 MHz.	
66	81	CL128K	OUT	In the external clock mode, outputs the 128 kHz clock extracted from the receive data. Used to synchronize RSYNC, TSYNC, and EXTCLK.	
62	77	CL4K	OUT	Outputs the 4 kHz frame synchronization signal extracted from the receive data. Used for multiframing.	



#### 4. Layer 3 interface section

80-pin QFP	100-pin TQFP	Pin name	I/O	Function	Remarks
9 – 23	9, 10 12 – 15 17, 18 20, 21 23, 24 26 – 28	<b>A</b> 15 – <b>A</b> 1	IN/OUT	During program I/O transfer with Layer 3 microprocessor, accept addresses for I/O register and primitive selection.  In the DMA mode, these pins output the DMA addresses.	
26 – 28 30, 31 33 – 43	31 – 33 35, 37 40 – 50	D15 – D0	IN/OUT	8-bit bidirectional data bus (D0 – D7) during program I/O transfer with Layer 3 microprocessor. In the DMA mode, these pins become a 16-bit bidirectional data bus.	using an
25	30	ÜBE	IN/OUT	Becomes input at program I/O transfer with Layer 3 micro-processor. Only Do to D7 are valid data. In the DMA mode, the signal output from this pin depends on the value input at the 16/8 pin.  • In the 8-bit data bus mode (16/8="L"), UBE always outputs Ao.  • In the 16-bit data bus mode (16/8="H"), this pin indicates which pins (Do – D7 or D8 – D15) contain valid data.  UBE Ao D0 – D7 D8 – D15  L H H L	When using an 8-bit MPU, this
24	29	Ao (LBE)	IN/OUT	Indicates address Ao when the Layer 3 microprocessor I/O accesses to the YM7405B during program I/O transfer (input) with the Layer 3 microprocessor. In the DMA mode (output), this pin indicates memory access address Ao. See UBE.	
44	52	WR	IN	Indicates that the Layer 3 microprocessor is in a write cycle. When a 6800/68000 is used, this pin connects to the R/W signal.	
45	53	RD	IN	Indicates that the Layer 3 microprocessor is in a read cycle. When a 68000 is used, this pin connects to the $\overline{AS}$ signal. When a 6800 is used, this pin connects to the $\overline{E}$ signal.	
46	54	CS	IN	This signal selects the YM7405B when the Layer 3 microprocessor sets the control information for I/O and DMA transfer.	
47	56	READY	IN	This signal is used to widen the MRD and MWR signals output by the YM7405B during DMA transfer when the YM7405B is used with low-speed memory. While the READY signal is LOW, the MRD and MWR signals remain active low level.	
51	61	ĪNT	OUT (O.D.)	Interrupt signal from the YM7405B to the Layer 3 microprocessor.	Open drain
6	4	MWR	OUT	Indicates that the YM7405B is in a write cycle when data is transferred in the DMA mode.  At program I/O transfer with the Layer 3 microprocessor, the output of this pin becomes high impedance.	uiaiii

80-pin QFP	100-pin TQFP	Pin name	I/O	Function	Remarks
7	6	MRD	OUT	Indicates that the YM7405B is in a read cycle when data is transferred in the DMA mode. At program I/O transfer with the Layer 3 microprocessor, the output of this pin becomes high impedance.	
8	7	AEN	OUT	When data is transferred in the DMA mode, this pin enables the address and outputs it to the system address bus. It is used to disable other system bus drivers.	
49	58	HLDAK	IN	Inputs the response signal permitting DMA from the Layer 3 microprocessor.	
50	60	HLDRQ	OUT	Outputs the signal requesting DMA to the Layer 3 microprocessor.	
4	2	80/68	IN	Sets the type of Layer 3 microprocessor.    80/68   16/8   MPU type	Pull-up
5	3	16/8	IN	L         H         68000 family           H         L         Z80 family           L         L         6800 family	resistor
48	57	SYSCLK	IN	Inputs the Layer 3 microprocessor system clock. Operated by 2 to 10 MHz clock signal.	Pull-up resistor

#### ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Units
Supply voltage	VDD	- 0.3	+7.0	٧
Input voltage	VIN	- 0.3	VDD +0.3	٧
Operating temperature range	Top	0	+70	°C
Storage temperature range	Tst	- 50	+125	°C

(Based on DVss, AVss=0.0 V)

#### 2. Recommended operating conditions

Supply voltage

: 5 V  $\pm$ 5% (based on DVss, AVss=0.0 V)

Operating temperature range :  $0 - 70^{\circ}$ C

#### 3. DC Characteristics

 $(V_{DD}=5 \text{ V} \pm 5\%, \text{Top}=0 - 70 ^{\circ}\text{C})$ 

Parameter		Symbol	Min.	Тур.	Max.	Units
High-Level Input Voltage (CMOS)	(Note 1)	ViH	0.9VDD	-		V
Low-Level Input Voltage (CMOS)	(Note 1)	ViL			0.1VDD	V
High-Level Input Voltage (TTL)	(Note 2)	ViH	2.2			V
Low-Level Input Voltage (TTL)	(Note 2)	VIL			0.8	V
High-Level Output Voltage (CMOS)	(Note 3)	Vон	VDD-0.4			V
Low-Level Output Voltage (CMOS)	(Note 3)	Vol			Vss+0.4	V
High-Level Output Voltage (TTL)	(Note 4)	Voн	2.7			V
Low-Level Output Voltage (TTL)	(Note 4)	Vol			0.4	V
Low-Level Output Voltage (Open-D)	(Note 5)	Vol			0.4	V
Leakage Current		ΙL	-10		10	μА
Off-State Leakage Current	(Note 6)	llz	-10		10	μA
Power Supply Current	(Note 7)	IDD		25		mA
Analog Power Supply Current	(Note 7)	Aldd		5		mA

**Note 1:** With respect to X1 pin.

**Note 2:** With respect to other pins (excepting analog pins).

**Note 3:** Excepting analog pins.

Test Conditions: ||Iou| < 10µA

Note 4: MWR, MRD, A15-A0, UBE, D15-D0, HLDRQ pins.

Test Conditions :  $I_{OH} = -0.6 \text{mA}$ ,  $I_{OL} = 1.2 \text{mA}$ 

RS, RM, RFA, RB1-RB2, CL64K, CL8K, CL4K, AEN pins

Test Conditions: IOH = -0.2 mA, IOL = 0.4 mA

**Note 5:**  $\overline{INT}$  pin Test Conditions : Ioi = 1.2mA

RBHW pin Test Conditions :  $R_L = 500\Omega$ , IoL = 0.8mA

Note 6: With respect to cases where D0-D15, A0-A15 and UBE pins are in the input state

and where MWR and MRD pins are in Hi-Z state.

**Note 7:** Test in active state.

#### ■ EXAMPLE APPLICATION CIRCUITS

recommended when LCL can not be achieved as described in ITU-T Recommendation I.430.

The YM7405B can be used for digital telephones, group 4 facsimiles, multimedia communications systems, etc. The YM7405B contains all the Layer 1, Layer 2, and driver/receiver functions for ISDN terminal equipments. A digital telephone can be easily built by simply adding a Layer 3, man-machine interface control section, send/receive pulse transformers. Figure 1 is an example of circuits for the composite terminal equipment. Figure 2 shows an example of interface bus connection to the microprocessor.




Figure 1 Application to composite terminal equipment







Figure 2 Example of 8086 family Layer 3 connection

#### 80-pin QFP





Dimensions in parentheses are reference values. Mold external dimensions do not include burrs. Units: mm 100-pin TQFP



Note: The LSIs for surface mount need especial consideration on storage and soldering conditions. For detailed information, please contact your nearest agent of Yamaha.

Figure 3 External dimensions



#### **IMPORTANT NOTICE**

- 1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHT, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

The specifications of this product are subject to improvement changes without prior notice.

	YAMA	HA CORPORATION-
AGENCY	Address inquiries Semiconductor Sa	to : les & Marketing Department
	■Head Office	203, Matsunokijima, Toyooka-mura, Iwata-gun, Shizuoka-ken, 438-0192 Tel. +81-539-62-4918 Fax. +81-539-62-5054
	■Tokyo Office	2-17-11, Takanawa, Minato-ku, Tokyo, 108-8568 Tel. +81-3-5488-5431 Fax. +81-3-5488-5088
	■Osaka Office	Namba Tsujimoto Nissei Bldg, 4F 1-13-17, Namba Naka, Naniwa-ku, Osaka City, Osaka, 556-0011 Tel. +81-6-6633-3690 Fax. +81-6-6633-3691
	■U.S.A Office	YAMAHA Systems Technology. 100 Century Center Court, San Jose, CA 95112 Tel. +1-408-467-2300 Fax. +1-408-437-8791