# YAMAHALSI

# **YSS248**

## **AC3PL**

Dolby AC-3 & Pro Logic decoder

#### OUTLINE

YSS248(AC3PL) has two kinds of decoding functions: The first is Dolby AC-3 5.1 channel full decoding which decodes the signal that has been coded as prescribed in IEC958 and the second is Dolby Pro Logic decoding. This device has built-in memory for center and surround channels signal delay, no external memory is required. A one-chip solution achieves simple design with low cost for your application.

#### **FEATURES**

- AC-3 5.1 channel full decode.
- 24 bit DSP. (Group-A AC-3 decoder)
- Possible to decode multi-language encoded data.
   (possible to decode based on data-stream-number)
- AC-3 karaoke mode.
- Original compression mode as well as four compression modes recommended by Dolby.
- AC-3 decoding latency is fixed to two audio blocks (512 samples).
- Included de-emphasis filter.
- Pro Logic decoding for AC-3 2 channels decoded signal as well as ordinary PCM.
- Reads AC-3 bitstream information through the microprocessor interface.
- Provides total sixteen I/O ports.
- Possible to connect almost all SPDIF receivers, A/D and D/A converters, by setting I/O data interface format.
- No external memory is required (center and surround channels signal delay memory are included).
- Has a built-in PLL oscillation circuit to generate its own operating clock.
- Internal operating clock is 20 MHz.
- 5v single power supply, Si-gate CMOS process.
- 100QFP


Note)

"Dolby" "AC-3" and "Pro Logic" are registered trademark of Dolby Laboratories Licensing Corporation. Use of this LSI must be licensed by Dolby Laboratories Licensing Corporation.

YAMAHA CORPORATION:

YSS248 CATALOG CATALOG No.:LSI-4SS248A2 1997. 7

#### PIN CONFIGURATION



< 100pin QFP top view >



#### ■ PIN FUNCTION

No.	NAME	I/O	FUNCTION
1	VDD	-	+5V power supply
2	TESTCKO	0	Test terminal (to be open in normal use)
3	TESTI00	I+	Test terminal (to be open in normal use)
4	TESTI01	I+	Test terminal (to be open in normal use)
5	TESTI02	I+	Test terminal (to be open in normal use)
6	TESTI03	I+	Test terminal (to be open in normal use)
7	TESTI04	I+	Test terminal (to be open in normal use)
8	XI	I	Crystal oscillator connection or input external clock (5.0MHz~40.0MHz)
9	XO	0	Crystal oscillator connection
10	VSS	-	Ground
11	СРО	AO	Output terminal for PLL, to be connected to VIN terminal through the external analog filter circuit
12	TESTI05	I+	Test terminal (to be open in normal use)
13	TESTR1	I+	Test terminal (to be open in normal use)
14	TESTR2	I+	Test terminal (to be open in normal use)
15	TESTI06	I+	Test terminal (to be open in normal use)
16	TESTI07	I+	Test terminal (to be open in normal use)
17	TESTI08	I+	Test terminal (to be open in normal use)
18	TESTI09	I+	Test terminal (to be open in normal use)
19	VIN	AI	Input terminal for PLL, to be connected to CPO terminal through the external analog filter circuit
20	VREF	AI	Input terminal for PLL, to be connected to VDD terminal through the external analog filter circuit
	VDD	-	+5V power supply
22	TESTI10	I+	Test terminal (to be open in normal use)
23	TESTI11	I+	Test terminal (to be open in normal use)
24	TESTI12	I+	Test terminal (to be open in normal use)
25	TESTI13	I+	Test terminal (to be open in normal use)
	TESTI14	I+	Test terminal (to be open in normal use)
	TESTI15	I+	Test terminal (to be open in normal use)
	TESTI16	I+	Test terminal (to be open in normal use)
	TESTI17	I+	Test terminal (to be open in normal use)
E .	VSS	-	Ground
	VDD	-	+5V power supply
	OPORT0	0	Output port for general purpose
	OPORT1	0	Output port for general purpose
	OPORT2	0	Output port for general purpose
	OPORT3	0	Output port for general purpose
	OPORT4	0	Output port for general purpose
	OPORT5	0	Output port for general purpose
1	OPORT6	0	Output port for general purpose
	OPORT7	О	Output port for general purpose
	VSS	-	Ground
	VDD	- T.	+5V power supply
	TESTI18	I+	Test terminal (to be open in normal use)
	TESTI19	I+	Test terminal (to be open in normal use) Test terminal (to be open in normal use)
	TESTI20 SDO2	I+ O	PCM output terminal (C, LFE)
	SDO2 SDO1	0	PCM output terminal (C, LFE) PCM output terminal (LS, RS)
	SDO1 SDO0	0	PCM output terminal (L, R)
	SDOU	I+	Bit clock input terminal for SDO output signal
	SDOBCK	1+ I+	Word clock input terminal for SDO output signal
	VSS	1+ -	Ground
	VDD	-	+5V power supply
	AC3DATA	0	Detection of non-PCM data
	CRC	0	Detection of CRC error

No.	NAME	I/O	FUNCTION
54	MUTE	0	Detection of auto mute
55	KARAOKE	0	Detection of AC-3 karaoke data
56	SURENC	0	Detection of AC-3 2/0 mode and Dolby surround encoded input
57	2/0MODE	0	Detection of AC-3 2/0 mode input
58	TESTI21	I+	Test terminal (to be open in normal use)
59	TESTI22	I+	Test terminal (to be open in normal use)
60	VSS	-	Ground
61	TESTI23	I+	Test terminal (to be open in normal use)
62	/IC	Is	Initial clear
63	TESTBRK	I+	Test terminal (to be open in normal use)
64	TESTI24	I+	Test terminal (to be open in normal use)
65	TESTI25	I+	Test terminal (to be open in normal use)
66	/CS	Is	Microprocessor interface Chip select
67	SO	Ot	Microprocessor interface Serial data output
68	SI	Is	Microprocessor interface Serial data input
	SCK	Is	Microprocessor interface Clock input
70	ТЕЅТІ26	I+	Test terminal (to be open in normal use)
71	VDD	-	+5V power supply
72	STREAM0	0	Detection of Stream 0
73	STREAM1	0	Detection of Stream 1
74	STREAM2	0	Detection of Stream 2
	STREAM3	0	Detection of Stream 3
76	STREAM4	0	Detection of Stream 4
77	STREAM5	0	Detection of Stream 5
78	STREAM6	0	Detection of Stream 6
79	STREAM7	0	Detection of Stream 7
80	VSS	-	Ground
81	VDD	-	+5V power supply
82	SDIWCK	I	Word clock input terminal for SDI input signal
83	SDIBCK	I	Bit clock input terminal for SDI input signal
84	SDI0	I	AC-3 bitstream (or PCM) data input terminal
85	SDI1	1	AC-3 bitstream (or PCM) data input terminal
86	TESTI27	I+	Test terminal (to be open in normal use)
87	TESTI28	I+	Test terminal (to be open in normal use)
88	TESTI29	I+	Test terminal (to be open in normal use)
89	TESTI30	I+	Test terminal (to be open in normal use)
90	VSS	-	Ground
91	VDD	-	+5V power supply
92	IPORT7	I+	Input port for general purpose
	IPORT6	I+	Input port for general purpose
	IPORT5	I+	Input port for general purpose
95	IPORT4	I+	Input port for general purpose
	IPORT3	I+	Input port for general purpose
	IPORT2	I+	Input port for general purpose
	IPORT1	I+	Input port for general purpose
	IPORT0	I+	Input port for general purpose
. ,	VSS	-	Ground


注) Is : Schmidt trigger input terminal

I+ : Input terminal with a pull-up resistor

O : Digital output terminal (For Voh and Vol, refer to the Electrical Characteristics table.)

Ot : Tri-state digital output terminal (For Voh and Vol., refer to the Electrical Characteristics table.)

AI : Analog input terminal AO : Analog output terminal



#### ■ FUNCTION DESCRIPTION

#### 1. Clocks XI, XO, VIN, VREF, CPO

XI and XO terminals are used to form a crystal oscillation circuit. The oscillation frequency is 40 MHz that is divided by 2 internally to provide the operating clock of 20 MHz. To make clock signal, use XI and XO terminals to perform self oscillation or feed an external clock signal to the XI terminal.

This LSI operates in a PLL oscillation mode as well. When selecting the PLL oscillation mode, connect an external analog filter between VIN, VREF, and CPO terminals feed an external clock signal whose frequency is lower than 20 MHz to the XI terminal, and utilize multiplier.

#### 2. Data Interface SDIBCK, SDIWCK, SDI0, SDI1, SDOBCK, SDOWCK, SDO0~2

AC-3 bitstream data or PCM data should be fed from SDI0 or SDI1 terminal. This signal needs to be synchronized with SDIBCK(bit clock) and SDIWCK(work clock) signals.

PCM data are outputted from the terminals SDO0 ~ SDO2.

Synchronization of PCM output data with SDIBCK/SDIWCK, or SDOBCK/SDOWCK can be selected according to the setting of the control register.

One of the following parameters can be selected according to the setting of the control registers:

SDI0 or SDI1 port selection, phase of bit and word clocks, input and output data formats, numbers of data bits. Please refer to "INPUT/OUTPUT DATA FORMAT".

#### 3. Input Data Status AC3DATA, MUTE, CRC, KARAOKE, SURENC, 2/0 MODE

Status of SDI input signal can be known by monitoring signals outputted from the AC3DATA, MUTE, CRC, KARAOKE, SURENC and 2/0 MODE terminals. The status of these terminals can be also known by reading the register (address 0x2F).

Conditions that make the output terminal level "H" are as follows.

AC3DATA	When the SDI input signal is non-PCM encoded Audio data based on the IEC958							
	interface format data.							
CRC	When there is a CRC error in the AC-3 bitstream data.							
MUTE	When the output data of SDO0 $\sim$ SDO2 are auto-muted by finding some data error.							
KARAOKE	When the SDI input data is AC-3 karaoke data.							
SURENC	When the AC-3 bitstream data is in the 2/0 mode and encoded by Dolby surround.							
2/0MODE	When the AC-3 bitstream data is in the 2/0 mode.							

#### 4. Stream Data STREAM0~7


The data-stream-number (ID) whose information is included in the AC-3 bitstream data is output at STREAM 0~7 terminals. Also, the status of these terminals can be checked by reading the register (address 0x2E).

#### 5. Microprocessor Interface /CS, SCK, SI, SO


The control registers can be read/written via the microprocessor interface.

Please refer to the following format chart for the details of read/write timing.

#### ORegister Write Timing



#### ORegister Read Timing



#### Data read/write method

#### When writing data:

Enter the address bits (A0  $\sim$  A6) of the register to be written from the SI terminal (the first 7 bits synchronized with SCK) and set the R/W bit to "0". Then enter the data (bits 0 $\sim$ 7) from the SI terminal following the R/W bit.

#### When reading data:

Enter the address bits (A0  $\sim$  A6) of the register to be read from the SI terminal (the first 7 bits synchronized with SCK) and set the R/W bit to "1". The register data will be outputted from the SO terminal. (9  $\sim$  16 bits synchronized with SCK)

Note: Both address bits (A0 $\sim$ 6) and data bits (bit 0 $\sim$ 7) should be inputted with LSB first.

#### 6. General Purpose I/O Ports OPORT7~0, IPORT7~0

OPORT7  $\sim$  0 terminals are data output ports for general purpose. Data written on the control register (address 0x04) is outputted from these terminals.

IPORT7  $\sim$  0 terminals are data input ports for general purpose. Data inputted to these terminals can be read from the control register (address 0x05).

#### 7. Initial Clear /IC

This LSI requires initial clear when turning on the power.

#### 8. LSI Test Terminals TESTI0~30, TESTR1,2, TESTBRK, TESTCKO

TESTI0~30, TESTR1,2, TESTBRK and TESTCKO are LSI test terminals. Leave them open in normal use.

### **■ INPUT/OUTPUT DATA FORMAT**

TPUT DAT	A FORMA	1
	R ch (RS. LFE ch) R ch (RS. LFE ch)	FMT=KN (No delay)  [15] [4] [13] [12] [11] [10] 9
	L ch (LS. C ch)	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0       17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0       19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0       23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3       24   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3       25   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3     27   21   20   19   18   17   10   19   8   7   6   5   4   3   2   1   0     28   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3     29   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3     29   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     20   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     20   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     20   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     20   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     20   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     20   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     20   21   20   21   20   21   21   20   21   21
BP=()	WP=()	BIT=10 BIT=11 BIT=11 BIT=11 BIT=01 BIT=10 BIT=10 BIT=10 BIT=11
Bit Clock (SDIBCK, SDOBCK)	Word Clock (SDIWCK, SDOWCK)	Data (SDI, SDO)



#### **CONTROL REGISTER**

The AC-3 decoding system is controlled by reading and writing the control registers through microprocessor interface (/CS, SCK, SI, SO).

\* All bits are set to "0" by initial clear (/IC=0) except for PLL0 (bit 4) of PLL/DSN register (0x00).

Address	NAME	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x00	PLL/DSN Register	PLLUSE PLL2~0 DSNIGN				DSN2~0			
0x01	Mute Register	LMUTEN	CMUTEN	RMUTEN	RSMUTEN	LSMUTEN	LFEMUTEN	(not used)	AMOFF
0x02	SDI Register	SDISEL	(not used)	SDIFN	1T1~0	SDIBI	T1~0	SDIWP	SDIBP
0x03	SDO Register	SDOCKSEL	(not used)	SDOF	MT1~0	SDOB	IT1~0	SDOWP	SDOBP
0x04	OPORT Register				OPOR	T7~0			
0x05	IPORT Register				IPOR	17~0 (write	disable)		
0x06	Test Register 0				(write in	hibited)			
0x07	Test Register I				(write in	hibited)			
0x08	(not used)				(not i	ised)			
0x09	Noise Level Register	NOISELEV7~0							
0x0A	Center Delay Register			(not used)				CDELAY2~0	
0x0B	Surround Delay Register		(not u	ised)			SRDEL	AY3~0	
0x0C	Noise Register	NOISE	PN/WN			(not i	ısed)		
0x0D	FS Register			(not	used)			FS1	~0
0x0E	L Volume Register				LVOI	.7~0			
0x0F	C Volume Register				CVOI	L7~0			
0x10	R Volume Register				RVOI	J7~0			
0x11	LS Volume Register				LSVO	L7~0			
0x12	RS Volume Register				RSVO	L7~0			
0x13	LFE Volume Register	LFEVOL7~0							
0x14	Compression Register	EMPON	AIBON	VOLON	DITHOFF	P110FF	DIALOFF	COMPM	OD1~0
0x15	HDYNRNG Register				HDYNR	NG7~0			
0x16	LDYNRNG Register	LDYNRNG7~0							
0x17	Mode Register	AC3/PCM	PLDECON	PLSRMOD	DUALM	OD1~0	C	OUTMOD2~0	)

#### Addresses below (0x18~0x2F) are read only (write disable) registers.

Address	NAME	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
0x18	Bitstream Register 0	fscod			frmsizecod					
0x19	Bitstream Register 1			bsid				bsmod		
0x1A	Bitstream Register 2		acmod		cm	xlev	surmixlev		lfeon	
0x1B	Bitstream Register 3	dsur	mod	copyrightb	origbs	0	0	0	0	
0x1C	Bitstream Register 4	0	0	0			dialnorm			
0x1D	Bitstream Register 5	0	0	0			dialnorm2			
0x1E	Bitstream Register 6	audprodie		•	mixlevel			roo	mtyp	
0x1F	Bitstream Register 7	audprodi2e			mixlevel2			roor	ntyp2	
0x20	Bitstream Register 8	timecod1e	0			time	cod1			
0x21	Bitstream Register 9				time	ecod1				
0x22	Bitstream Register 10	timecod2e	0			time	cod2			
0x23	Bitstream Register 11				time	ecod2				
0x24	Bitstream Register 12	langcode	langcod2e	compre	compr2e	0	0	0	0	
0x25	Bitstream Register 13		•		lang	cod				
0x26	Bitstream Register 14				lang	cod2				
0x27	Bitstream Register 15				cor	npr				
0x28	Bitstream Register 16				con	ipr2				
0x29	Bitstream Register 17				dyn	rng				
0x2A	Bitstream Register 18				dyni	ng2				
0x2B										
0x2C	0x2C (not used)			(writ	e disable, all	"0" out when	read)			
0x2D										
0x2E	Data Stream Register	STREAM7	STREAM6	STREAM5	STREAM4	STREAM3	STREAM2	STREAM1	STREAM0	
0x2F	Status Register	0	0	2/0MODE	SURENC	KARAOKE	MUTE	CRC	AC3DATA	



#### **ELECTRICAL CHARACTERISTICS**

#### 1. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
Power Supply Voltage	Vdd	Vss-0.5	Vss+7.0	V
Input Voltage	Vı	Vss-0.5	Vdd+0.5	V
Storage Temperature	Tstg	-50	+125	$^{\circ}\mathbb{C}$

#### 2. Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	$V_{DD}$	4.75	5.0	5.25	V
Operating Temperature	Top	0	25	70	$^{\circ}$ C

#### 3. DC Characteristics (Condition :VDD= $5.0\pm0.25$ V, Ta= $0\sim70$ °C)


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Consumption	PD	XI=40MHz, PLL not used		500		mW
Input Voltage H Level	Vih	*1)	0.7Vdd			v
		*2)	2.2			V
Input Voltage L Level	Vil	*1)			0.2Vdd	V
		*2)			0.8	V
Output Voltage H Level	Voh	IOH=-80 μ A	VDD-1.0			V
Output Voltage L Level	Vol	IoL=1.6mA			0.4	V
Input Leakage Current	Ili	Terminal without a pull-up resistor	-10		10	$\mu$ A
Pull-up Resistor	Ru		25		100	kΩ


<sup>\*1)</sup> Applicable to XI and /IC input terminals.

<sup>\*2)</sup> Applicable to input terminals except XI and /IC terminals.

#### **EXTERNAL DIMENSIONS**

## C-PK100FP-1





カッコ内の寸法値は参考値とする モールド外形寸法はバリを含まない 単位(UNIT):mm

The figure in the parenthesis ( ) should be used as a reference. Plastic body dimensions do not include burr of resin. UNIT: mm

#### IMPORTANT NOTICE

- 1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL CAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OF OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OF REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANYTHIRD PARTY, AND YAMAHA MAKES NO WARRANTY OF REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

Note) The specifications of this product are subject to improvement changes without prior notice.

# AGENCY —

#### -YAMAHA CORPORATION-

Address inquiries to: Semiconductor Sales & Marketing Department

■ Head Office 203, Matsunokijima, Toyooka-mura,

Iwata-gun, Shizuoka-ken, 438-0192

Tel. +81-539-62-4918 Fax. +81-539-62-5054

■ Tokyo Office 2-17-11, Takanawa, Minato-ku,

Tokyo, 108-8568

Tel. +81-3-5488-5431 Fax. +81-3-5488-5088

Osaka Office Namba Tsujimoto Nissei Bldg. 4F
 1-13-17, Namba Naka, Naniwa-ku.

Osaka City, Osaka, 556-0011

Tel. +81-6-6633-3690 Fax. +81-6-6633-3691

■ U.S.A. Office YAMAHA Systems Technology

100 Century Center Court, San Jose,

CA 95112

Tel. +1-408-467-2300 Fax. +1-408-437-8791