
FAROUDJALaboratories YCP 101 Digital Video Enhancer

The YCP 101 Digital Video Enhancer uses Faroudja Labs' patented nonlinear luma and chroma processing technology to enhance the quality of a YUV video signal derived either from a component source or separated from an NTSC or PAL source. The signals are all interpolated at appropriate points in their paths to double the sampling rates. This prevents the bandwidth expansion caused by nonlinear processing from introducing aliasing distortion. In the luma path, small edges above the programmable noise threshold and large edges are processed independently in a manner which gives optimum edge enhancement overall. In the chroma path only large edge enhancement is done, using a luma component factor in the chroma processing. Most of the parameters involved in the process are programmable via the serial control bus, although the built-in default values also allow the device to be used without any external control processor. All I/O paths are 10 bits wide and the internal signal processing is consistent with this.


Features:

- Digital Luminance and Chrominance Enhancement consistent with 10-bit digital I/O
- Digital YUV outputs
- Input luminance sampling rates up to 30 MHz, output luminance rates up to 60 MHz
- Up to 1150 pixels/line
- Adaptive Digital Averager to reduce cross color with NTSC signal sources and eliminate Hanover blinds with PAL sources
- Can be used in conjunction with FRE 201 Digital Line Doubler as a pre- or post-processor
- Horizontal and Vertical Detail Processors
- 3-Wire Serial Control bus
- 0.5 watts typical power dissipation



Simplified Block Diagram

Packaging and Pinout Information



Package: 100-pin PQFP. $\theta_{ja} = xx \circ C/watt$

Pin Connections and Functions

Pin #	Name	Description
Control	Signals	
58-61	THRE ₃₋₀	Detail processor threshold control. The levels set on these inputs allow the threshold used in the detail processor circuit to be adjusted. The levels can be changed asynchronously as long as the serial control bus is not used. The value can also be set via the serial control interface; any value written in this way will override the value set with the THRE_{3-0} inputs. A rising edge on the STRB input transfers control to the serial bus and the device must be reset to reactivate the THRE_{3-0} inputs.
79	YEON	Luminance enhancement on. When this input is set high the luminance enhancement function will be turned on. When it is set low the function will be turned off.
54, 55, 57, 56	YEGC ₃₋₀	Luminance large-edge enhancement gain control. The levels set on these inputs allow the gain of the luminance small-edge enhancement circuit to be adjusted. The levels can be changed asynchronously as long as the serial control bus is not used. The value can also be set via the serial control interface; any value written in this way will override the value set with the YEGC ₃₋₀ inputs. A rising edge on the STRB input transfers control to the serial bus and the device must be reset to re-activate the YEGC ₃₋₀ inputs.
84	ENHON	Luminance large-edge enhancement on. When this input is set high this function will be turned on. When it is set low the function will be turned off.
14	ODEVN	Odd or even number of pixels/line. This input should be set high for applications with an even number of pixels/line, such as NTSC sampled at $4 \cdot f_{SC}$. It should be set low for applications with an odd number of pixels/line, such as PAL sampled at $4 \cdot f_{SC}$.
39	CEON	Chrominance enhancement on. When this input is set high the chrominance enhancement function will be turned on. When it is set low the function will be turned off.
92	CRAV	Chroma averager on. When this input is set high the 2-line chroma averager is turned on. This function should be used with PAL signals only if there is no other chroma averager in the system. When this input is set low the chroma averager is turned off.
81,38	TEST ₁₋₀	Test inputs. These pins should be set high for normal operation.
82-83	CASW ₁₋₀	Chroma averager mode select. These inputs select the output of the chrominance averaging circuit. The selections are shown in Table 1.
40	BC/VCR	Broadcast/VCR signal processing control. When the input signal source is of broadcast quality this input should be set high for optimum processing. When the input source is of typical consumer VCR quality this input should be set low for optimum processing.
91	CISW	Chroma input mode switch. When this input is set high, multiplexed R-Y and B-Y signals are input on the $RY/RBIN_{9.0}$ bus at the luminance clock rate and the $BYIN_{9.0}$ bus is not used. When this input is set low the R-Y signal is input on the $RY/RBIN_{9.0}$ bus and the B-Y signal is input on the $BYIN_{9.0}$ bus.
77	RESETB	Reset. When this input is set low it will reset all the internal registers to the default states. Refer to the section on the control registers for details of these states. The device must be reset after it is powered-up.
63	SCK	3-wire serial control bus clock input. Refer to the section on the serial port for timing details.
62	SDI	3-wire serial control bus data input. Data can be written to the control registers via this pin. Refer to the section on the serial port for timing and format details and to the section on the registers for programming information.
64	STRB	3-wire serial control bus strobe input. Refer to the section on the serial port for timing details.

Pin #	Name	Description
Input Si	gnals	
87	OSCENB	Internal oscillator enable input. This pin should be tied high during normal operation. If the external clocks should be stopped during operation this input should be set low to enable the oscillator. This will provide an internal clock to prevent damage occurring to the device.
76-67	YIN ₉₋₀	10-bit luminance signal input bus. This signal is sampled on the rising edges of the CLK4IN clock.
94-100 1-3	RY/RBIN ₉₋₀	10-bit R-Y or multiplexed R-Y and B-Y signal input bus. When CISW is set low the R-Y signal is input on the RY/RBIN ₉₋₀ bus. In this mode the chroma signals are sampled on the rising edges of the CLK2IN clock. When the CISW input is set high, multiplexed R-Y and B-Y signals are input on the RY/RBIN ₉₋₀ bus. In this mode the chroma signals are sampled on the rising edges of the CLK4IN clock.
4-13	BYIN ₉₋₀	10-bit B-Y signal input bus. When CISW is set low the B-Y signal is input on the BYIN ₉₋₀ bus. In this mode the chroma signals are sampled on the rising edges of the CLK2IN clock. When the CISW input is set high BYIN ₉₋₀ bus is not used and these pins should be tied low.
86	CLK8IN	Clock input at 2 times the luminance sampling rate. This clock is used for the internal signal processing and output signal timing. Refer to the timing diagrams for the relationships between the clocks.
85	CLK4IN	Clock input at the luminance sampling rate. This clock is used for the luma signal timing. Refer to the timing diagrams for the relationships between the clocks.
18	CLK2IN	Clock input at the chroma sampling rate. This clock is used for the chroma signal timing. Refer to the timing diagrams for the relationships between the clocks.
93	HSQR	Horizontal frequency square wave input. This signal should be synchronized to the horizontal scanning frequency. The rising edge is used to reset the internal line memory counter.
80	BLNKIN	Blanking input. This signal indicates the blanking period of the composite input signal.
78	CLAMP	Clamp input. This signal should go low during the back porch period of each line.
Output	Signals	
53-44	YOUT ₉₋₀	Luminance output bus. The luminance (Y) output signal is available at these pins. The signal is clocked out on the rising edges of the CLK8IN clock.
27-19, 17	RYOUT ₉₋₀	R-Y chrominance output bus. The R-Y (U) chrominance output signal is available at these pins. The signal is clocked out on the rising edges of the CLK4IN clock.
37-28	BYOUT ₉₋₀	B-Y chrominance output bus. The R-Y (V) chrominance output signal is available at these pins. The signal is clocked out on the rising edges of the CLK4IN clock.
Power S	upply Connec	tions (not shown on Block diagram)
See list	V _{SS}	Ground connections. Connect to the digital ground plane. Pins: 15, 43, 66, 89, 90
See list	V _{DD}	Power connections. Connect to the digital 5.0 volt power supply and decouple to the digital ground plane. Pins: 16, 41, 42, 65, 88

Description of Functional Blocks

Clock Generation Block

The internal clocks are derived from the three input clocks, CLK2IN, CLK4IN and CLK8IN, using gating circuits. CLK4IN is used to sample the luminance input and the multiplexed chrominance inputs when CISW is set high. CLK2IN is used to sample the chrominance inputs when CISW is set low. CLK8IN is used for the luminance output clock and CLK4IN is used for the chrominance output clock.

Serial Interface Block

The serial Interface block consists of a 3-wire input decoder and a number of control and status registers. When the STRB input is set low the SCK (clock) and SDI (data) inputs are enabled and data is clocked serially through a 64-bit shift register. When the STRB input goes high the first 8 bits of the last 64 bits to enter the register are examined for a valid address (AD_H). If the address is valid the remaining data is latched into the control registers. Refer to the section on the serial port for timing and format details and to the section on the registers for programming information.

Luminance Differentiator and Delay Block

The luminance signal is first resampled with the CLK8IN clock and interpolated up to that sampling rate. It is then processed in the Luminance Differentiator and Delay Block to generate the small- and large-edge functions required in the lumina edge enhancer circuits. This block also contains the delays necessary to time-align the various outputs of the block.

Vertical and Horizontal Small-Edge Enhancer Block

The outputs of the differentiator block are passed into the vertical and horizontal small-edge enhancer block. The processing of the vertical (line-to-line) and horizontal (pixel-to-pixel) edges is carried out in two separate subblocks inside this block. Only small edges are processed in this block. The nonlinear transfer function of the processor eliminates all large edges, which are processed separately in the Large-Edge Enhancer Block. An adjustable threshold also prevents the enhancement of very small edges to eliminate luma noise enhancement.

Processing Gain control and Low-Pass Filter

The output of the small-edge enhancer is passed into the gain control and low-pass filter block. The gain control circuit allows the amplitude of the signal to be controlled manually. The signal is then interpolated to double the sapling rate to match the output of the horizontal large-edge enhancer block.

Horizontal Large-Edge Enhancer Block

The outputs of the differentiator block are passed into the horizontal large-edge enhancer block. Only the horizontal i.e., pixel-to-pixel, edges are processed in this way. The nonlinear transfer function of the processor eliminates all small edges and expands the bandwidth of the signal. Consequently, the sampling rate is first doubled with an interpolating filter to prevent the introduction of aliasing distortion. The output of this block is then summed with the output of the small-edge enhancer/low-pass filter and a delayed version of the direct-path signal in such a way as to provide a seamless integration of the two processing paths and the direct path, resulting in optimum overall enhancement of the luminance signal.

Blanking Clipper

The blanking clipper is used to make corrections to the blanking level before the final output of the luma signal.

Chroma Adaptive Averager Block

The chrominance signals are first resampled with the CLK4IN clock and interpolated up to that sampling rate. The signals are then multiplexed if the input is set to separate R-Y and B-Y inputs (CISW set low) an passed into the Adaptive Averaging Filter. The filter is time multiplexed between the R-Y and B-Y signals and averages odd and even lines to eliminate Hanover blinds in signals from PAL coded sources. The transfer function of the averaging filter is adaptively controlled to minimize its effect on horizontal chroma edges. Although the averager can also be used with signals from NTSC coded sources it can be disabled by means of the CASW₁₋₀ inputs, as shown in Table 1, below:

Mode	CASW ₁₋₀	Output of Adaptive Averager Block
1	00	Averager input with 0 line delay
2	01	Averager input with 2 line delay
3	10	Averager input with 1 line delay
4	11	Averager output

Since the averager has a 1 line delay, which matches the delay in the luma path, the normal operating modes will be 3 for (NTSC) and 4 (for PAL).

Chroma Large-Edge Enhancer Block

The outputs of the chroma averager block are passed into the chroma large-edge enhancer block, where the R-Y and B-Y signals are demultiplexed to be independently processed. Only the horizontal i.e., line-to-line, chroma edges are processed. The nonlinear transfer function of the processor eliminates all small edges and only the large edges are enhanced to eliminate chroma noise enhancement. Consequently, the sampling rate is first doubled with an interpolating filter to prevent the introduction of aliasing distortion. Consequently, the sampling rate is first doubled with an interpolating filter to prevent the introduction of aliasing distortion. The chroma enhancement process is modulated by the luma signal since major chroma changes are invariably accompanied by luminance changes. The enhanced signals are then added to a delayed version of the directpath signal to generate the R-Y and R-B output signals.

Memory Map

Regis	ter				Bits					Default
Addr.	Name	7 6 5 4 3 2 1 0							Value	
0 _H	ADDR		Device_Address ₇₋₀							
1 _H	HDR		Header ₇₋₀							00 _H
2 _H	THA		Threshold_Offset ₄₋₀						00 _H	
3 _H	CG		Chroma_C	Bain ₃₋₀						60 _H
4 _H	DPA		Detail_Enhancement ₃₋₀							$B0_{H}$
5 _H	CAT		Chroma_Av_Thesh ₃₋₀							CO _H
6 _H	DPT		Detail_Thresh ₅₋₀							$X0_{H}^{*}$
7 _H	YEG		Luma_Enl	n_Gain ₃₋₀						Y0 _H **

Notes: * The value X of Detail_Thresh₅₋₂ is determined by the setting of the THRE_{3-0} pins after reset.

** The value Y of Luma_Enh_Gain₃₋₀ is determined by the setting of the YEGC₃₋₀ pins after reset. All registers are write only.

Register Details

	ADDR. Defa			a of the day	ina			
The eight bits in		U		ss of the dev		_		
Bit	7	6	5	4	3	2	1	0
Mnemonic	Address ₇	Address ₆	Address ₅	Address ₄	Address ₃	Address ₂	Address ₁	Address ₀
Address value	1	0	1	0	1	1	0	1
Address 01 _H :	HDR. Defau	ılt value 00 _H	[
The eight bits in		gister set the	operating m	ode of the de				
The eight bits in				ode of the de	evice: 3	2	1	0
Address 01 _H : The eight bits in Bit Mnemonic		gister set the 6	operating m 5	4	3	2 Address ₂	1 Address ₁	0 Address ₀

Register Details

п	THA. Defau	lt value 00 _H										
The five most s edge (detail) er	-		-	the threshold	offset between	the vertica	l and horizon	ital small				
Bit	7	6	5	4	3	2	1	0				
Mnemonic	Thr_O'set ₄	Thr_O'set ₃	Thr_O'set ₂	Thr_O'set ₁	Thr_O'set ₀	0	0	0				
Default value	0	0	0	0	0	0	0	0				
Thr_O'set ₄₋₀ :	as follows:			etween the ver	rtical and horiz	zontal detai	l enhancemer	nt circuit				
	00 _H * =	$00_{\rm H}^{*}$ = Zero threshold offset.										
	10 _H =	Maximum I	negative thre	shold offset.								
	0F _H =	= Maximum J	positive thres	shold offset.								
Bits 2-0 are not	horizontal (addresses	small edge en 6 _H and 7 _H) fo	nhancement. or more detai	Refer to the ils.	r smaller (neg description of 000.							
		*		•								
The eight bits i Bit	n the CG regi 7	6	5	4	ment gain leve 3 0	2	1	0				
	Chr_Gain_3	2	1	0		0	0	0				
	Chr_Gain ₃ 0	Chr_Gain ₂ 1	1	0	0	0	0	0 0				
Mnemonic Default value Chr_Gain ₃₋₀ :	0 These bits $00_{\rm H} = 60_{\rm H}^* =$	1 set the chron = Zero chrom = Default det	1 na large edge na large edge ail chroma la	0 enhancement enhancement urge edge enha	0 t gain level, as gain. ancement gain	0 follows:		_				
Default value	0 These bits $00_{\rm H} = 60_{\rm H}^* =$	1 set the chron = Zero chrom = Default det	1 na large edge na large edge ail chroma la	0 enhancement enhancement urge edge enha	0 gain level, as gain.	0 follows:		_				
Default value Chr_Gain ₃₋₀ : Address 04 _H :	0 These bits $00_{\rm H} =$ $60_{\rm H}^* =$ ${\rm FF}_{\rm H} =$ DPA. Defau	1 set the chron Zero chrom Default det Maximum (t value B0_H	1 na large edge aa large edge ail chroma la detail chroma	0 enhancement enhancement arge edge enha a large edge e	0 t gain level, as gain. ancement gain nhancement g	0 follows: ain.	0	0				
Default value Chr_Gain ₃₋₀ : Address 04 _H : The eight bits i	0 These bits $00_{\rm H} =$ $60_{\rm H}^* =$ FF _H = DPA. Defau n the DPA reg	1 set the chrom Zero chrom Default det Maximum Maximum It value B0 _H gister set the	1 na large edge ail chroma la detail chroma luma small e	0 enhancement enhancement arge edge enha a large edge e	0 t gain level, as gain. ancement gain nhancement g	0 follows: ain. ain level, as	0 shown below	0 w:				
Default value Chr_Gain ₃₋₀ : Address 04 _H : The eight bits i Bit	0 These bits $00_{\rm H} =$ $60_{\rm H}^* =$ FF _H = DPA. Defau n the DPA reg 7	1 set the chron = Zero chrom = Default det = Maximum o t t value B0_H gister set the 6	1 na large edge ail chroma la detail chroma luma small e 5	0 e enhancement enhancement arge edge enha a large edge e edge (detail) e 4	0 t gain level, as gain. ancement gain nhancement g nhancement g 3	0 follows: ain. ain level, as 2	0 s shown below 1	0 w: 0				
Default value Chr_Gain ₃₋₀ : Address 04 _H : The eight bits i	0 These bits $00_{\rm H} =$ $60_{\rm H}^* =$ FF _H = DPA. Defau n the DPA reg	1 set the chron = Zero chrom = Default det = Maximum o t t value B0_H gister set the 6	1 na large edge ail chroma la detail chroma luma small e	0 e enhancement enhancement arge edge enha a large edge e edge (detail) e 4	0 t gain level, as gain. ancement gain nhancement g	0 follows: ain. ain level, as	0 shown below	0 w:				
Default value Chr_Gain ₃₋₀ : Address 04 _H : The eight bits i Bit Mnemonic Default value	0 These bits $00_{\rm H} =$ $60_{\rm H}^* =$ FF _H = DPA. Defaut n the DPA reg 7 Det_Enh ₃ 1 These bits	set the chron = Zero chrom = Default det: = Maximum of It value B0_H gister set the 6 Det_Enh ₂ 0 set the small	1 na large edge ail chroma la detail chroma luma small e 5 Det_Enh ₁ 1 edge (detail)	0 e enhancement enhancement arge edge enha a large edge e edge (detail) e 4 Det_Enh ₀ 1) enhancemen	0 t gain level, as gain. ancement gain nhancement g nhancement g 3 0	0 follows: ain. ain level, as 2 0 0 0	0 shown below 1 0 0	w: 0 0 0 0				
Default value Chr_Gain ₃₋₀ : Address 04 _H : The eight bits i Bit Mnemonic	0 These bits $00_{\rm H} =$ $60_{\rm H}^* =$ $FF_{\rm H} =$ DPA. Defau n the DPA reg 7 Det_Enh ₃ 1 These bits level set by $00_{\rm H} =$	set the chron = Zero chrom = Default deta = Maximum of t value $B0_H$ gister set the 6 Det_Enh ₂ 0 set the small t the YEG reg	1 na large edge ail chroma la detail chroma luma small e 5 Det_Enh ₁ 1 edge (detail) gister (or the enhancemen	0 e enhancement enhancement urge edge enha a large edge e edge (detail) e 4 Det_Enh ₀ 1) enhancemen YEGC3-0 pin t gain.	0 t gain level, as gain. ancement gain nhancement g nhancement g 3 0 0 0 t gain level re	0 follows: ain. ain level, as 2 0 0 0	0 shown below 1 0 0	w: 0 0 0				
Default value Chr_Gain ₃₋₀ : Address 04 _H : The eight bits i Bit Mnemonic Default value	0 These bits $00_{\rm H} =$ $60_{\rm H}^* =$ $FF_{\rm H} =$ DPA. Defau n the DPA reg 7 Det_Enh ₃ 1 These bits level set by $00_{\rm H} =$	set the chron = Zero chrom = Default det = Maximum of t value $B0_H$ gister set the 6 Det_Enh ₂ 0 set the small v the YEG ref.	1 na large edge ail chroma la detail chroma luma small e 5 Det_Enh ₁ 1 edge (detail) gister (or the enhancemen	0 e enhancement enhancement urge edge enha a large edge e edge (detail) e 4 Det_Enh ₀ 1) enhancemen YEGC3-0 pin t gain.	0 t gain level, as gain. ancement gain nhancement g nhancement g 3 0 0 0 t gain level re	0 follows: ain. ain level, as 2 0 0 0	0 shown below 1 0 0	w: 0 0 0				

* Indicates default value


Bit	7	6	5	4	ld level, as sh 3	2	1	0
Mnemonic	Chr Av.		Chr_Av ₁		0	0	0	0
Default value	1	1	0	0	0	0	0	0
Chr_Av ₃₋₀ :	averager is $00_{\rm H} =$ $C0_{\rm H}^* =$ $FF_{\rm H} =$	switched int Zero thresh Default thre Maximum	to the signal hold. eshold. threshold.	path, as follo	ows:	the edge level rom PAL coded		ch the
Address 06 _H :	DPT. Defaul	t value set b	ov nins THR	E				
The eight bits i					hold level, as	s shown below:		
Bit	7	6	5	4	3	2	1	0
Mnemonic	Det_Thr ₅	Det_Thr_4	Det_Thr ₃	Det_Thr ₂	Det_Thr ₁	Det_Thr ₀	0	0
Default value	THRE ₃	THRE ₂	5	-	0	0	0	0
			enhancemen					
	FF _H = The default pins. In the programmi recommend	- Maximum t value of the is way it is p ng, and still ded. A rising	detail enhand e detail enhar ossible to use have control	cement thresh accement thresh the device is over the det sTRB input	shold is deter in its default : ail enhancem	mined by the se mode, without t ent threshold. ntrol to the serie	he need for A value of	r any 60 _H is
Address 07 _H :	FF _H = The default pins. In the programmi recommend must be res	Maximum t value of the is way it is p ng, and still ded. A rising set to re-activ	detail enhand e detail enhar ossible to use have control g edge on the vate the THR	cement thresh accement thresh the device is over the det e STRB input E_{3-0} inputs.	shold is deter in its default : ail enhancem	mode, without t ent threshold.	he need for A value of	r any 60 _H is
	FF _H = The default pins. In the programmi recommend must be res YEG. Defau	Maximum t value of the is way it is p ng, and still ded. A rising set to re-active lt value set	detail enhand e detail enhar ossible to use have control g edge on the /ate the THR by pins YEC	cement thresh accement thresh the device is over the det c STRB input $E_{3.0}$ inputs.	shold is deter in its default ail enhancem t transfers con	mode, without t ent threshold. ntrol to the serie	he need for A value of al bus and t	r any 60 _H is
The eight bits i	FF _H = The default pins. In the programmi recommend must be res YEG. Defau	- Maximum t value of the is way it is p ng, and still ded. A rising set to re-active lt value set gister set the	detail enhand e detail enhan ossible to use have control g edge on the vate the THR by pins YEC e overall lumi	cement thresh accement thresh e the device is over the det e STRB input $E_{3.0}$ inputs. $GC_{3.0}$ nance enhan	shold is deter in its default ail enhancem t transfers con cement gain,	mode, without the series of the series as shown below	he need for A value of al bus and t	r any 60 _H is
The eight bits i Bit	FF _H = The default pins. In the programmi recommend must be res YEG. Defau n the YEG re	Maximum t value of the is way it is p ng, and still ded. A rising set to re-active lt value set gister set the 6	detail enhand e detail enhan ossible to use have control g edge on the vate the THR by pins YEC overall lumi 5	cement thresh accement thresh the device is over the det s STRB input $E_{3.0}$ inputs. $BC_{3.0}$ anance enhant 4	shold is deter in its default ail enhancem t transfers con cement gain, 3	mode, without the series of the series as shown below	he need for A value of al bus and t	r any 60 _H is the device
Address 07_H: The eight bits i Bit Mnemonic Default value	FF _H = The default pins. In the programmi recommend must be res YEG. Defau n the YEG re 7	Maximum t value of the is way it is p ng, and still ded. A rising set to re-activ lt value set gister set the 6 Luma_Enh ₂	detail enhand e detail enhan ossible to use have control g edge on the vate the THR by pins YEC overall lumi 5	cement thresh accement thresh the device is over the det s STRB input $E_{3.0}$ inputs. $BC_{3.0}$ anance enhant 4	shold is deter in its default ail enhancem t transfers con cement gain, 3	mode, without the threshold. Introl to the series as shown below 2	he need for A value of al bus and t w: 1	r any 60 _H is the device

* Indicates default value


Serial Control Bus Operation and Protocol

The YCP101 is programmed by means of a 3-wire serial bus. If the device is not programmed after a reset it will operate with the default parameter values shown in the register descriptions. The programming protocol requires 8 bytes of data to be written into the device via the DI pin, as shown in the timing diagram below. The bit sequence of each byte is LSB first, MSB last. During the final cycle of the 64 clock cycles the STRB line is pulsed

high to latch the 8 bytes of data into the registers. The first byte is the device address, AD_{H} , and this is followed by the header byte, 00_{H} , and then the six data bytes, as shown in the diagram below. The data values shown are the default values automatically set up after the device is reset. After the sequence is complete the clock may be stopped or the sequence may be repeated continuously. The maximum clock speed is 14.4 kHz.




Input and Output Signal Timing



Input and Output Signal Timing

Symbol	Description	Min.	Nom.	Max.	Units	Conditions			
Input S	Input Signal Timing								
f _{CLK4IN}	Input clock frequency			30	MHz				
f _{CLK8IN}	Output clock frequency			60	MHz				
t _{SU}	Input to clock setup	TBD			nsec.				
t _{HD}	Input to clock hold	TBD			nsec.				
Output	Signal Timing								
t _{PDD}	CLK8IN to YOUT ₉₋₀ propagation delay			TBD	nsec.				
t _{PDA}	Clock to RY/BYOUT ₉₋₀ propagation delay			TBD	nsec.				

Package Dimensions



	-	Millimeters		Inches			
Ref.	Min.	Тур.	Max.	Min.	Тур.	Max.	
A			3.40			0.134	
A1	0.25			0.010			
A2	2.55		3.05	0.100		0.120	
b	0.23		0.38	0.009		0.015	
C	0.13		0.23	0.005		0.009	
D	13.90		14.10	0.547		0.555	
Е	19.90		20.10	0.783		0.791	
e		0.65			0.0256		
H _D	16.95		17.45	0.667		0.687	
H _E	22.95		23.45	0.904		0.923	
L	0.65		0.95	0.025		0.037	
L1		1.60			0.063		
Z _D		0.5			0.02		
Z _E		0.5			0.02		
θ	0°		7°	0°		7°	

FAROUDJALaboratories is a registered trademark of Faroudja Laboratories, Inc. (FLI). FLI does not convey any license under its patents for the use of this product, which is covered by the following US patents: 4,030,121, 4,262,304, 4,847,681

