AN99 • AN115 • AN124 • AN133 • AN134 • AN135

## Single Supply / Low Power / 256-tap / SPI bus



## X9261

## Dual Digitally-Controlled (XDCP™) Potentiometers

#### **FEATURES**

- Dual-Two Separate Potentiometers
- 256 resistor taps/pot-0.4% resolution
- SPI Serial Interface for write, read, and transfer operations of the potentiometer single supply device
- Wiper Resistance,  $100\Omega$  typical @  $V_{CC} = 5V$
- 4 Nonvolatile Data Registers for Each Potentiometer
- Nonvolatile Storage of Multiple Wiper Positions
- Power On Recall Loads Saved Wiper Position on Power Up.
- Standby Current < 5µA Max</li>
- 50K $\Omega$ , 100K $\Omega$  versions of End to End Resistance
- 100 yr. Data Retention
- Endurance: 100,000 Data Changes per Bit per Register
- 24-Lead SOIC, 24-Lead TSSOP, 16-Lead CSP (Chip Scale Package)
- Low Power CMOS
- Power Supply V<sub>CC</sub> = 2.7V to 5.5V


#### **DESCRIPTION**

The X9261 integrates 2 digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.


The digital controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default Data Register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

#### **FUNCTIONAL DIAGRAM**



#### **DETAILED FUNCTIONAL DIAGRAM**




## **CIRCUIT LEVEL APPLICATIONS**

- · Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- · Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- · Set the output voltage of a voltage regulator
- · Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- Vary the frequency and duty cycle of timer ICs
- Vary the dc biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits

#### SYSTEM LEVEL APPLICATIONS

- · Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems

### **PIN CONFIGURATION**



#### **PIN ASSIGNMENTS**

Pin (SOIC/TSSOP)	Pin CSP	Symbol	Function
1	C2	SO	Serial Data Output for SPI bus
2	D2	A0	Device Address for SPI bus.
3	N/A	NC	No Connect.
4	N/A	NC	No Connect.
5	N/A	NC	No Connect.
6	N/A	NC	No Connect.
7	D1	V <sub>CC</sub>	System Supply Voltage
8	C1	R <sub>L0</sub>	Low Terminal for Potentiometer 0.
9	A1	R <sub>H0</sub>	High Terminal for Potentiometer 0.
10	B1	R <sub>W0</sub>	Wiper Terminal for Potentiometer 0.
11	A2	CS	Device Address for SPI bus.
12	B2	WP	Hardware Write Protect
13	В3	SI	Serial Data Input for SPI bus
14	A3	A1	Device Address for SPI bus.
15	B4	R <sub>L1</sub>	Low Terminal for Potentiometer 1.
16	A4	R <sub>H1</sub>	High Terminal for Potentiometer 1.
17	C4	R <sub>W1</sub>	Wiper Terminal for Potentiometer 1.
18	D4	V <sub>SS</sub>	System Ground
19	N/A	NC	No Connect
20	N/A	NC	No Connect
21	N/A	NC	No Connect
22	N/A	NC	No Connect
23	D3	SCK	Serial Clock for SPI bus
24	C3	HOLD	Device select. Pause the SPI serial bus.

#### **PIN DESCRIPTIONS**

#### **Bus Interface Pins**

#### SERIAL OUTPUT (SO)

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

#### SERIAL INPUT

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

#### SERIAL CLOCK (SCK)

The SCK input is used to clock data into and out of the X9261.

### HOLD (HOLD)

HOLD is used in conjunction with the  $\overline{\text{CS}}$  pin to select the device. Once the part is selected and a serial sequence is underway,  $\overline{\text{HOLD}}$  may be used to pause the serial communication with the controller without resetting the serial sequence. To pause,  $\overline{\text{HOLD}}$  must be brought LOW while SCK is LOW. To resume communication,  $\overline{\text{HOLD}}$  is brought HIGH, again while SCK is LOW. If the pause feature is not used,  $\overline{\text{HOLD}}$  should be held HIGH at all times.

#### DEVICE ADDRESS (A1-A0)

The address inputs are used to set the 4-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9261.

#### CHIP SELECT (CS)

When  $\overline{\text{CS}}$  is HIGH, the X9261 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.  $\overline{\text{CS}}$  LOW enables the X9261, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on  $\overline{\text{CS}}$  is required prior to the start of any operation.

#### **Potentiometer Pins**

#### $R_H, R_L$

The  $R_H$  and  $R_L$  pins are equivalent to the terminal connections on a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of  $R_H$  and  $R_L$  such that  $R_{H0}$  and  $R_{L0}$  are the terminals of POT 0 and so on.

### $R_W$

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of  $R_W$  such that  $R_{W0}$  is the terminals of POT 0 and so on.

#### **Supply Pins**

## System Supply Voltage ( $V_{CC}$ ) and Supply Ground ( $V_{SS}$ )

The  $V_{CC}$  pin is the system supply voltage. The  $V_{SS}$  pin is the system ground.

#### **Other Pins**

#### No CONNECT

No connect pins should be left floating. This pins are used for Xicor manufacturing and testing purposes.

#### HARDWARE WRITE PROTECT INPUT (WP)

The WP pin when LOW prevents nonvolatile writes to the Data Registers.

#### PRINCIPLES OF OPERATION

#### Serial Interface

The X9261 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK.  $\overline{CS}$  must be LOW and the  $\overline{HOLD}$  and  $\overline{WP}$  pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

#### **Array Description**

The X9261 is comprised of a resistor array (see Figure 1). The array contains the equivalent of 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_H$  and  $R_L$  inputs).


At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper  $(R_W)$  output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 8-bits of the WCR (WCR[7:0]) are decoded to select, and enable, one of 256 switches (see Table 1).

#### Power Up and Down Requirements.

There are no restrictions on the power-up or power-down conditions of  $V_{CC}$  and the voltages applied to the potentiometer pins provided that  $V_{CC}$  is always more positive than or equal to  $V_H$ ,  $V_L$ , and  $V_W$ , i.e.,  $V_{CC}$ ,  $V_H$ ,  $V_L$ ,  $V_W$ . The  $V_{CC}$  ramp rate specification is always in effect.

Figure 1. Detailed Potentiometer Block Diagram



#### **DEVICE DESCRIPTION**

#### Wiper Counter Register (WCR)

The X9261 contains two Wiper Counter Registers, one for each DCP potentiometer. The Wiper Counter Register can be envisioned as a 8-bit parallel and serial load counter with its outputs decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/Decrement instruction (see Instruction section for more details). Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9261 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DR0 value into the WCR.

### Data Registers (DR)

Each potentiometer has four 8-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bits [7:0] are used to store one of the 256 wiper positions or data  $(0\sim255)$ .

### Status Register (SR)

This 1-bit Status Register is used to store the system status.

WIP: Write In Progress status bit, read only.

- When WIP=1, indicates that high-voltage write cycle is in progress.
- When WIP=0, indicates that no high-voltage write cycle is in progress.

Table 1. Wiper Counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Volatile, V).

WCR7	WCR6	WCR5	WCR4	WCR3	WCR2	WCR1	WCR0
V	V	V	V	V	V	V	V
(MSB)							(LSB)

Table 2. Data Register, DR (8-bit), Bit [7:0]: Used to store wiper positions or data (Nonvolatile, NV).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NV							
MSB							LSB

#### **DEVICE DESCRIPTION**

#### Instructions

#### IDENTIFICATION BYTE (ID AND A)

The first byte sent to the X9261 from the host, following a  $\overline{CS}$  going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device id for the X9261; this is fixed as 0101[B] (refer to Table 3).


The AD[3:0] bits in the ID byte is the internal slave address. The physical device address is defined by the state of the A3-A0 input pins. The slave address is externally specified by the user. The X9261 compares the serial data stream with the address input state; a

successful compare of both address bits is required for the X9261 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3-A0 inputs can be actively driven by CMOS input signals or tied to  $V_{\rm CC}$  or  $V_{\rm SS}$ .


## INSTRUCTION BYTE ( I[3:0] )

The next byte sent to the X9261 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[3:0]). The RB and RA bits point to one of the four Data Registers of each associated XDCP. The least significant bit points to one of two Wiper Counter Registers or Pots. The format is shown below in Table 4.

**Table 3. Identification Byte Format** 



**Table 4. Instruction Byte Format** 



## **Register Selection**

Register Selected	RB	RA
DR0	0	0
DR1	0	1
DR2	1	0
DR3	1	1

#### **DEVICE DESCRIPTION**

#### Instructions

Four of the ten instructions are three bytes in length. These instructions are:

- Read Wiper Counter Register read the current wiper position of the selected potentiometer,
- Write Wiper Counter Register change current wiper position of the selected potentiometer,
- Read Data Register read the contents of the selected Data Register;
- Write Data Register write a new value to the selected Data Register.
- Read Status This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The basic sequence of the three byte instructions is illustrated in Figure 3. These three-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by t<sub>WRL</sub>. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of t<sub>WR</sub> to complete. The transfer can occur between one of the two potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register. The Read Status Register instruction is the only unique format (see Figure 5).

Four instructions require a two-byte sequence to complete. These instructions transfer data between the host and the X9261; either between the host and one

of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register –
   This transfers the contents of one specified Data
   Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register —
   This transfers the contents of the specified Wiper
   Counter Register to the specified associated Data
   Register.
- Global XFR Data Register to Wiper Counter
   Register This transfers the contents of all specified
   Data Registers to the associated Wiper Counter
   Registers.
- Global XFR Wiper Counter Register to Data
   Register This transfers the contents of all Wiper
   Counter Registers to the specified associated Data
   Registers.

#### **INCREMENT/DECREMENT COMMAND**

The final command is Increment/Decrement (see Figures 6 and 7). The Increment/Decrement command is different from the other commands. Once the command is issued and the X9261 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse ( $t_{HIGH}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the  $R_H$  terminal. Similarly, for each SCL clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the  $R_L$  terminal. A detailed illustration of the sequence and timing for this operation are shown. See Instruction format for more details.

Figure 2. Two-Byte Instruction Sequence




Figure 3. Three-Byte Instruction Sequence (Write)




Figure 4. Three-Byte Instruction Sequence (Read)




Figure 5. Three-Byte Instruction Sequence (Read Status Register)




Figure 6. Increment/Decrement Instruction Sequence





Figure 7. Increment/Decrement Timing Limits



**Table 5. Instruction Set** 

			In	stru	ction	Set			
Instruction	13	12	I1	10	RB	RA	0	P0	Operation
Read Wiper Counter Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Counter Register pointed to by P0
Write Wiper Counter Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Counter Register pointed to by P0
Read Data Register	1	0	1	1	1/0	1/0	0	1/0	Read the contents of the Data Register pointed to by P0 and RB-RA
Write Data Register	1	1	0	0	1/0	1/0	0	1/0	Write new value to the Data Register pointed to by P0 and RB-RA
XFR Data Register to Wiper Counter Register	1	1	0	1	1/0	1/0	0	1/0	Transfer the contents of the Data Register pointed to by P0 and RB-RA to its associated Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	1/0	1/0	0	1/0	Transfer the contents of the Wiper Counter Register pointed to by P0 to the Data Reg- ister pointed to by RB-RA
Global XFR Data Registers to Wiper Counter Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by RB-RA of all four pots to their respective Wiper Counter Registers
Global XFR Wiper Counter Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Counter Registers to their respective data Registers pointed to by RB-RA of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by P0

Note: 1/0 = data is one or zero

## **INSTRUCTION FORMAT**

## Read Wiper Counter Register (WCR)

<del>CS</del>		evice Iden	-	•	Α		evice ress			ıstrı Opc			Α		CR ess	es	(5	۱ Sen				itior I or		D)	<del>CS</del>
Falling Edge	0	1	0	1	0	0	A1	A0	1	0	0	1	0	0	0	P0	W C R 7	SCR 6	WCR5	W C R 4	W C R 3	W C R 2	W C R 1	W C R o	Rising Edge

## Write Wiper Counter Register (WCR)

<u>cs</u>			e Ty tifie		Δ		evice ress			opc			А		CR ess	es		(Se			Byt lost		SI)		<del>CS</del>
Falling Edge	0	1	0	1	0	0	A1	A0	1	0	1	0	0	0	0	P0	W C R 7	WCR 6	W C R 5	W C R 4	WCR3	W C R 2	W C R 1	W C R o	Rising Edge

## Read Data Register (DR)

CS Falling			e Ty		P	_	vice esse		Ι.		ode			R and			(8	Sen			Byt 271		SC	D)	CS Rising
Edge	0	1	0	1	0	0	A1	A0	1	0	1	1	RB	RA	0	P0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Edge

## Write Data Register (DR)

CS			e Ty itifie	•			evice ress				uctio code			R and				(Sei		ata oy H	-		SI)	)	<del>CS</del>	TAGE
Falling Edge	0	1	0	1	0	0	A1	A0	1	1	0	0	RB	RA	0	P0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Rising Edge	HIGH-VOL: WRITE CY

## Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling			e Ty tifie		A		vice esse			_	ode		A	DR ddres	ses	3	CS Rising
Edge	0	1	0	1	0	0	A1	A0	0	0	0	1	RB	RA	0	0	Edge

## Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS	De	vice	э Ту	γре		De	evice		In	stru	ıctio	on		DR			CS	LUCULVOLTAGE
Falling	I	den	tifie				ress				ode			ddres			Rising	
Edge	0	1	0	1	0	0	A1	A0	1	0	0	0	RB	RA	0	0	Edge	WHITE OTOLL

## Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS	De	vice	е Ту	ре		De	evice		In	stru	ıctio	on	DF	? and	WC	R	<del>CS</del>	HIGH-VOLTAGE
Falling	I	den	tifie	r	Α	١dd	ress	es	(	Эрс	ode	9		ddre	sses	S	Rising	WRITE CYCLE
Edge	0	1	0	1	0	0	A1	A0	1	1	1	0	RB	RA	0	P0	Edge	William 201022

## Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling	Ι.	evice den	•	•	A	Device Addresses				Instruction Opcode				DR and WCR Addresses			
Edge	0	1	0	1	0	0	A1	A0	1	1	0	1	RB	RA	0	P0	Edge

## **Increment/Decrement Wiper Counter Register (WCR)**

CS	De	evice	э Ту	ре		De	evice		In	stru	ıctic	on		W	CR			Incre	eme	nt/E	Dec	rem	ent		CS
Falling		lden	tifie	r	Α	۱dd	resse	es	(	Орс	ode	9	Α	ddr	ess	es	(	Sent	by I	Mas	ter	on :	SDA	)	Rising
Edge	0	1	0	1	0	0	A1	A0	0	0	1	0	Χ	Χ	0	P0	I/D	I/D					I/D	I/D	Edge

## Read Status Register (SR)

CS	De	evic	е Ту	ре		De	evice	;	In	strı	ıctio	n		W	CR					Dat	аВ	yte			CS
Falling		lder	ntifie	r	/	Add	ress	es	(	Эрс	ode	)	Ad	ddre	esse	es		(Se	ent l	by X	(926	61 o	n S	O)	Rising
Edge	0	1	0	1	0	0	A1	A0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	WIP	Edge

Notes: (1) "A1 ~ A0": stands for the device addresses sent by the master.

- (2) WPx refers to wiper position data in the Counter Register
- (2) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
- (3) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias65°C to	o +135°C
Storage temperature65°C to	o +150°C
Voltage on SCK any address input	
with respect to V <sub>SS</sub> 1	V to +7V
$\Delta V =   (V_H - V_L)  $	5.5V
Lead temperature (soldering, 10 seconds)	300°C
I <sub>W</sub> (10 seconds)	±6mA

#### **COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.				
Commercial	0°C	+70°C				
Industrial	-40°C	+85°C				

Device	Supply Voltage (V <sub>CC</sub> ) <sup>(4)</sup> Limits
X9261	5V ±10%
X9261-2.7	2.7V to 5.5V

## POTENTIOMETER CHARACTERISTICS (Over recommended industrial operating conditions unless otherwise stated.)

	Parameter		Lin	nits		
Symbol		Min.	Тур.	Max.	Units	Test Conditions
R <sub>TOTAL</sub>	End to End Resistance		100		kΩ	T version
R <sub>TOTAL</sub>	End to End Resistance		50		kΩ	U version
	End to End Resistance Tolerance			±20	%	
	Power Rating			50	mW	25°C, each pot
I <sub>W</sub>	Wiper Current			±3	mA	
R <sub>W</sub>	Wiper Resistance			300	Ω	I <sub>W</sub> = ±3mA @ V+ = 3V
R <sub>W</sub>	Wiper Resistance			150	Ω	I <sub>W</sub> = ±3mA @ V+ = 5V
V <sub>TERM</sub>	Voltage on any R <sub>H</sub> or R <sub>L</sub> Pin	V <sub>SS</sub>		V <sub>CC</sub>	V	V <sub>SS</sub> = 0V
	Noise		-120		dBV	Ref: 1V
	Resolution		0.4		%	
	Absolute Linearity (1)			±1	MI <sup>(3)</sup>	$R_{w(n)(actual)} - R_{w(n)(expected)}^{(5)}$
	Relative Linearity (2)			±0.6	MI <sup>(3)</sup>	$R_{w(n+1)} - [R_{w(n)+Ml}]^{(5)}$
	Temperature Coefficient of R <sub>TOTAL</sub>		±300		ppm/°C	
	Ratiometric Temp. Coefficient			20	ppm/°C	
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	Potentiometer Capacitances		10/10/25		pF	See Macro model
I <sub>al</sub>	R <sub>W</sub> , R <sub>H</sub> , R <sub>L</sub> Leakage		0.1	10.0	μA	Device in stand by. Vin = V <sub>SS</sub> to V <sub>CC</sub>

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (3) MI = RTOT / 255 or  $(R_H R_L)$  / 255, single pot (4) During power up  $V_{CC} > V_H$ ,  $V_L$ , and  $V_W$ .
- (5) n = 0, 1, 2, ..., 255; m = 0, 1, 2, ..., 254.

<sup>(2)</sup> Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

### D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

			Liı	mits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active)			400	μΑ	f <sub>SCK</sub> = 2.5 MHz, SO = Open, V <sub>CC</sub> =6V Other Inputs = V <sub>SS</sub>
I <sub>CC2</sub>	V <sub>CC</sub> supply current (nonvolatile write)		1	5	mA	f <sub>SCK</sub> = 2.5MHz, SO = Open, V <sub>CC</sub> =6V Other Inputs = V <sub>SS</sub>
I <sub>SB</sub>	V <sub>CC</sub> current (standby)			5	μΑ	$SCK = SI = V_{SS}$ , Addr. = $V_{SS}$ , $\overline{CS} = V_{CC} = 6V$
ILI	Input leakage current			10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
$I_{LO}$	Output leakage current			10	μA	$V_{OUT} = V_{SS}$ to $V_{CC}$
$V_{IH}$	Input HIGH voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 1	V	
V <sub>IL</sub>	Input LOW voltage	-1		V <sub>CC</sub> x 0.3	V	
V <sub>OL</sub>	Output LOW voltage			0.4	V	I <sub>OL</sub> = 3mA
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> - 0.8			V	$I_{OH} = -1 \text{mA}, V_{CC} \ge +3 \text{V}$
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> - 0.4			V	$I_{OH} = -0.4$ mA, $V_{CC} \le +3$ V

#### **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Units
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	years

#### **CAPACITANCE**

Symbol	Test	Max.	Units	Test Conditions
C <sub>OUT</sub> <sup>(6)</sup>	Output capacitance (SO)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(6)</sup>	Input capacitance (A0, A1, SI, $\overline{\text{CS}}$ , $\overline{\text{WP}}$ , $\overline{\text{HOLD}}$ , and SCK)	6	pF	V <sub>IN</sub> = 0V

### **POWER-UP TIMING**

Symbol	Parameter	Min.	Max.	Units
t <sub>r</sub> V <sub>CC</sub> <sup>(6)</sup>	V <sub>CC</sub> Power-up rate	0.2	50	V/ms
t <sub>PUR</sub> <sup>(7)</sup>	Power-up to initiation of read operation		1	ms

#### **POWER UP AND DOWN REQUIREMENTS**

The are no restrictions on the power-up or power-down conditions of  $V_{CC}$  and the voltages applied to the potentiometer pins provided that  $V_{CC}$  is always more positive than or equal to  $V_H$ ,  $V_L$ , and  $V_W$ , i.e.,  $V_{CC} \ge V_H$ ,  $V_L$ ,  $V_W$ . The  $V_{CC}$  power-up timing spec is always in effect.

#### **A.C. TEST CONDITIONS**


REV 1.1.11 2/17/03


Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> x 0.5

Notes: (6) This parameter is not 100% tested

(7) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the (last) power supply (V<sub>CC</sub>-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.

## **EQUIVALENT A.C. LOAD CIRCUIT**





## **AC TIMING**

REV 1.1.11 2/17/03

Symbol	Parameter	Min.	Max.	Units
f <sub>SCK</sub>	SSI/SPI clock frequency		2	MHz
t <sub>CYC</sub>	SSI/SPI clock cycle rime			ns
t <sub>WH</sub>	SSI/SPI clock high rime	200		ns
t <sub>WL</sub>	SSI/SPI clock low time	200		ns
t <sub>LEAD</sub>	Lead time	250		ns
t <sub>LAG</sub>	Lag time	250		ns
t <sub>SU</sub>	SI, SCK, HOLD and CS input setup time	50		ns
t <sub>H</sub>	SI, SCK, HOLD and CS input hold time	50		ns
t <sub>RI</sub>	SI, SCK, HOLD and CS input rise time		2	μs
t <sub>Fl</sub>	SI, SCK, HOLD and CS input fall time		2	μs
t <sub>DIS</sub>	SO output disable time	0	250	ns
t <sub>V</sub>	SO output valid time		200	ns
t <sub>HO</sub>	SO output hold time	0		ns
t <sub>RO</sub>	SO output rise time		100	ns
t <sub>FO</sub>	SO output fall time		100	ns
t <sub>HOLD</sub>	HOLD time	400		ns
t <sub>HSU</sub>	HOLD setup time	100		ns
t <sub>HH</sub>	HOLD hold time	100		ns
t <sub>HZ</sub>	HOLD low to output in high Z		100	ns
t <sub>LZ</sub>	HOLD high to output in low Z		100	ns
T <sub>I</sub>	Noise suppression time constant at SI, SCK, HOLD and CS inputs		10	ns
t <sub>CS</sub>	CS deselect time	2		μs
twpasu	WP, A0, A1 setup time	0		ns
twpah	WP, A0, A1 hold time	0		ns

## **HIGH-VOLTAGE WRITE CYCLE TIMING**

Symbol	Symbol Parameter		Max.	Units
t <sub>WR</sub>	High-voltage write cycle time (store instructions)	5	10	ms

## **XDCP TIMING**


Symbol	Parameter	Min.	Max.	Units
t <sub>WRPO</sub>	Wiper response time after the third (last) power supply is stable	5	10	μs
t <sub>WRL</sub>	Wiper response time after instruction issued (all load instructions)	5	10	μs

## **SYMBOL TABLE**


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

## **TIMING DIAGRAMS**


## **Input Timing**




## **Output Timing**




## **Hold Timing**



## **XDCP Timing (for All Load Instructions)**




## Write Protect and Device Address Pins Timing




#### **APPLICATIONS INFORMATION**

## **Basic Configurations of Electronic Potentiometers**




Three terminal Potentiometer; Variable voltage divider




Two terminal Variable Resistor; Variable current

## **Application Circuits**


## **Noninverting Amplifier**



## Offset Voltage Adjustment




## **Voltage Regulator**



 $V_{O}(REG) = 1.25V(1+R_{2}/R_{1})+I_{adj}R_{2}$ 


## **Comparator with Hysterisis**



 $\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{aligned}$ 


## **Application Circuits (continued)**

## **Attenuator**





$$V_O = G V_S$$
$$-1/2 \le G \le +1/2$$

## **Filter**




## **Inverting Amplifier**






## **Equivalent L-R Circuit**



$$Z_{IN} = R_2 + s R_2 (R_1 + R_3) C_1 = R_2 + s Leq (R_1 + R_3) >> R_2$$


#### **Function Generator**




 $\begin{array}{l} \text{frequency} \propto R_1,\,R_2,\,C \\ \text{amplitude} \propto R_A,\,R_B \end{array}$ 

## **PACKAGING INFORMATION**

# 16-Bump Chip Scale Package (CSP B16) Package Outline Drawing




Top View (Marking Side)



Bottom View (Bumped Side)



e Side View



## **Package Dimensions**

REV 1.1.11 2/17/03


		Millimeters		Inches			
	Symbol	Min	Nominal	Max	Min	Nominal	Max
Package Width	а	2.745	2.775	2.805			
Package Length	b	4.523	4.553	4.583			
Package Height	С	0.644	0.677	0.710			
Body Thickness	d	0.444	0.457	0.470			
Ball Height	е	0.200	0.220	0.240			
Ball Diameter	f	0.300	0.320	0.340			
Ball Pitch – Width	j		0.65				
Ball Pitch – Length	k		0.65				
Ball to Edge Spacing – Width	I	0.388	0.413	0.438			
Ball to Edge Spacing - Length	m	1.277	1.302	1.327			


**Ball Matrix:** 


	4	3	2	1
Α	R <sub>H1</sub>	A1	CS	R <sub>H0</sub>
В	R <sub>L1</sub>	SI	WP	R <sub>W0</sub>
С	R <sub>W1</sub>	HOLD	SO	R <sub>L0</sub>
D	Vss	SCK	A0	Vcc


#### **PACKAGING INFORMATION**


## 24-Lead Plastic, TSSOP, Package Code V24












NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


## **PACKAGING INFORMATION**

## 24-Lead Plastic Small Outline Gull Wing Package Type S



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

#### **ORDERING INFORMATION**



LIMITED WARRANTY ©Xicor, Inc. 2003 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

#### TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.