**Typical Applications:** 

-Set Top Boxes -DVD Players

-Stereo Amplifiers -Portable Audio Products

# **PRELIMINARY**

Low Noise, Low Cost, High End Features, Dual Audio Log Potentiometer



# X9460

# **Dual Audio Control Digitally Controlled Potentiometer (XDCP<sup>TM</sup>)**

#### **FEATURES**

- Dual audio control Two 32 taps Log pots
- Zero Amplitude Wiper Switching
- 2-wire serial interface
  4 cascadable slave byte addresses [A1,A0]
- Total resistance: 33KΩ each XDCP (Typical)
- Dual Voltage Operation V+/V- = ±2.7 to ±5.5V
- Temp Range = -40°C to +85 °C
- Package Options 14-Lead TSSOP

#### **AUDIO PERFORMANCE**

- 0 to 62dB volume control
- -92dB Mute
  - —Power up to mute position
- SNR -96dB
- THD+N: -95dB @1k HZ
- Crosstalk rejection: -102dB @ 1k HZ
  Channel-to-channel variation: ± 0.1dB
- 3dB-cutoff: 100kHz

#### **DESCRIPTION**


The X9460 integrates two digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit. The two XDCPs can be used as stereo gain controls in audio applications. Read/Write operations can directly access each channel independently or both channels simultaneously. Increment/ Decrement can adjust each channel independently or both channels simultaneously.

The X9460 contains a zero amplitude wiper switching circuit that delays wiper changes until the next zero crossing of the audio signal.

The digitally controlled potentiometer is implemented using 31 polysilicon resistors in a log array. Between each of the resistors are tap points connected to the wiper terminal through switches. The XDCPs are designed to minimize wiper noise to avoid pops and clicks during audio volume transitions. The position of the wiper on the array is controlled by the user through the 2-wire serial bus interface.

Power up reset the wiper to the mute position.


# SIMPLIFIED FUNCTIONAL DIAGRAM




# of Steps

4


#### **DETAILED FUNCTIONAL DIAGRAM**



#### TYPICAL APPLICATION



# **PIN CONFIGURATION**



# **PIN ASSIGNMENTS**

Pin (TSSOP)	Symbol	Function
1	SDA	Serial Data
2	SCL	Serial Clock
3	V <sub>CC</sub>	System Supply Voltage
4	V+	Positive Analog Supply
5	V <sub>SS</sub>	System Ground
6	A1	Device Address
7	A0	Device Address
8	R <sub>W-left</sub>	Wiper terminal of the Left Potentiometer
9	R <sub>L-left</sub>	Negative terminal of the Left Potentiometer
10	R <sub>H-left</sub>	Positive terminal of the Left Potentiometer
11	R <sub>W-right</sub>	Wiper terminal of the Right Potentiometer
12	R <sub>L-right</sub>	Negative terminal of the Right Potentiometer
13	R <sub>H-right</sub>	Positive terminal of the Right Potentiometer
14	V-	Negative Analog Supply

#### **DETAILED PIN DESCRIPTION:**

#### **Host Interface Pins**

#### SERIAL CLOCK (SCL)

The SCL input clocks data into and out of the X9460.

#### SERIAL DATA (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

### DEVICE ADDRESS (A<sub>1</sub>-A<sub>0</sub>)

The Address inputs are used to set the least significant 2 bits of the 8-bit Slave Byte Address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9460. Up to 4 X9460s may be directly connected to a single I2C serial bus. If left floating, these pins are internally pulled to ground.

Slave Byte (bits, MSB-LSB) = 0101 0  $A_1 A_0 R/W$ 

#### **Potentiometer Pins**

#### RH-LEFT, RL-LEFT, RH-RIGHT, RL-RIGHT

The  $R_H$  and  $R_L$  inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

#### RW-LEET, RW-RIGHT

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.

#### **Supply Pins**

#### ANALOG SUPPLY V- AND V+

The positive power supply for the DCP analog control section is connected to V+. The negative power supply for the DCP analog control section is connected to V-.

#### Digital Supplies V<sub>CC</sub>, V<sub>SS</sub>

The power supplies for the digital control sections.

#### **Power Up and Down Recommendations**

There are no restrictions on the power-up condition of  $V_{CC}$ , V+ and V- and the voltages applied to the potentiometer pins provided that the Vcc and V+ are more positive or equal to the voltage at RH, RL , and Rw, ie. Vcc, V+ > RH, RL, Rw. At all times, the voltages on the potentiometer pins must be less than V+ and more than V-.

The following V<sub>CC</sub> ramp rate spec is always in effect.

$$0.2 \text{ V/ms} < \text{V}_{CC} \text{ ramp} < 50 \text{ V/ms}$$

The  $V_{SS}$  pin is always connected to the system common or ground.  $V_H$ ,  $V_L$ ,  $V_W$  are the voltages on the  $R_H$ ,  $R_I$ , and  $R_W$  potentiometer pins.

#### **X9460 PRINCIPLES OF OPERATION**

The X9460 is a highly integrated microcircuit incorporating two resistor arrays with their associated registers, counters and the serial interface logic providing direct communication between the host and the DCP potentiometers. This section provides detailed description as following:

- Resistor Array Description
- Serial Interface Description
- Command Set and Register Information Description

#### **RESISTOR ARRAY DESCRIPTION**

The X9460 is comprised of two resistor arrays. Each array contains 31 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_H$  and  $R_L$  inputs). Tables 1 and 2 provide a description of the step size and tap positions.

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper  $(R_W)$  output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The five bits of the WCR are decoded to select, and enable, one of thirty-two switches.

Table 1. Total -62dB range Plus Mute Position

Step Size	# of Steps
-1 dB	11 steps
- 2 dB	10 steps
- 3 dB	5 steps
- 4 dB	4 steps
Mute	1 step

Table 2. Wiper Tap Position vs dB.

Tap Position, n	dB	Min/Max dB
for n = 20 to 31	n - 31	-11 / 0
for n = 10 to 19	2n-51	-31 / -13
for n = 5 to 9	3n-61	-46 / -34
for n = 1 to 4	4n-66	-62 / -50
n = 0	-92	-92

#### SERIAL INTERFACE DESCRIPTION

#### Serial Interface

The X9460 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. The X9460 is a slave device in all applications.

#### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions.

#### **Start Condition**

All commands to the X9460 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X9460 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

## **Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH.

#### Acknowledge


Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9460 will respond with an acknowledge: 1) after recognition of a start condition and after an identification and slave address byte, and 2) again after each successful receipt of the instruction or databyte. See Figure 1.

#### **Invalid Commands**

For any invalid commands or unrecognizable addresses, the X9460 will NOT acknowledge and return the X9460 to the idle state.






#### COMMAND SET AND REGISTER DESCRIPTION

#### **DEVICE ADDRESSING**

Following a start condition the master must output the Slave Byte Address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (refer to Figure 2 below). For the X9460 this is fixed as 0101.

Figure 2. Slave Byte Address




The next three bits of the Slave Byte Address are the device address. The device address is defined by the  $A_1$ – $A_0$  inputs. The X9460 compares the serial data stream with the Slave Byte Address; a successful compare is required for the X9460 to respond with an acknowledge. The  $A_1$ – $A_0$  inputs can be actively driven by CMOS input signals or tied to  $V_{CC}$  or  $V_{SS}$ . The R/W bit sets the device for read or write operations.

#### **Command Set**

After a Slave Byte Address match, the next byte sent contains the Command and register pointer information. The four most significant bits are the Command. The next bit is a "X" (don't care) set to zero.

Figure 3. Command Byte Format



The  $Z_D$  bit enables and disables the Zero Amplitude Wiper Switching circuit. When  $Z_D$ =1, the wiper switches will turn on when close-to-zero amplitude is detected across the potentiometer pins. When  $Z_D$ =0,

this circuit is disabled. The last two bits, LT (left POT enable) and RT (right POT enable), select which of the two potentiometers is affected by the instruction.

Several instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9460. These instructions are: Read Wiper Counter Register, Write Wiper Counter Register. The sequence of operations is shown in Figure 4 and 5. The four-byte command is used for write command for both right and left pots (Figure 6).

#### **Special Commands**

Increment / Decrement Instruction. The Increment/ Decrement command is different from the other commands. Once the command is issued and the X9460 has responded with an acknowledge, the master can clock the selected wiper up and/or down. For each SCL clock pulse ( $t_{HIGH}$ ) while SDA is HIGH, the selected wiper will move one resistor segment towards the R<sub>H</sub> terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the R<sub>L</sub> terminal. A detailed illustration of the sequence and timing for this operation are shown in Figures 7 and 8 respectively.

#### **Wiper Counter Register**

The X9460 contains two Wiper Counter Registers. The Wiper Counter Register output is decoded to select one of thirty-two switches along its resistor array. The Write Wiper Counter Register command directly sets the WCR to a value. The Increment/Decrement instruction steps the register value up or down one to multiple times.

The WCR is a volatile register (Table 3) and is reset to the mute position (tap 0, "zero") at power-up.

Table 3. Wiper Counter Registers, 5-bit - volatile:

WCR4	WCR3	WCR2	WCR1	WCR0
(MSB)				(LSB)

The X9460 contains one 5-bit Wiper Counter Register for each DCP. (Two 5-bit registers in total.)

Table 2a. Command Set

			Ins	struc	tion	Set			
Instruction	l <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Х	Z <sub>D</sub>	RT	LT	Operation
Read Wiper									LSB of Slave Byte=1, no command required Slave will return Left then Right Data
Write Left Wiper Counter	1	0	1	0	0	1/0	0	1	Write new value to the Wiper Counter Register
Write Right Wiper Counter	1	0	1	0	0	1/0	1	0	Write new value to the Wiper Counter Register
Write Both Wiper Counters	1	0	1	0	0	1/0	1	1	Write new value to the Wiper Counter Register
Inc/Dec Left Wiper Counter	0	0	1	0	0	1/0	0	1	Enable Increment/decrement of the Control Latch
Inc/Dec Right Wiper Counter	0	0	1	0	0	1/0	1	0	Enable Increment/decrement of the Control Latch
Inc/Dec Both Wiper Counters	0	0	1	0	0	1/0	1	1	Enable Increment/decrement of the Control Latch

Notes: "1/0" = data is one or zero

Figure 4. Three-Byte Command Sequence (Read)




Figure 5. Three-Byte Command Sequence (Write)




Figure 6. Four-Byte Command Sequence (Write)




Figure 7. Increment/Decrement Command Sequence (Write)





Figure 8. Increment/Decrement Timing Limits



#### **INSTRUCTION FORMATS**

# **Read Wiper Counter Register**

S T			e ty tifie			de\ ddre			S	(:	Le sen	ft w	•	•			۱)	M		_	jht ν t by	-					M	S
A R T	0	1	0	1	0	A 1	A 0	$R/\overline{W}=1$	C K	0	0	0	L D 4	L D 3	L D 2	L D 1	D 0	C K	0	0	0	R D 4	R D 3	R D 2	R D 1	R D 0	C K	O P

# Write Wiper Counter Register

S T A		evic den	-		a	de\ ddre			S A		stru opc			ac	wip ddre		es	S A	(se	Le ent	ŗ	r Ri osi mas	tior	ı (		A)	S A	S T
R T	0	1	0	1	0	A 1	A 0	$R/\overline{W}=0$	C K	1	0	1	0	0	Z D	R T	L	СК	0	0	0	D 4	D 3	D 2	D 1	D 0	C K	O P

# **Write Both Wiper Counter Registers**

S T	de <sup>v</sup>	vice	-	٠ ١			vice ess		S A		stru			ad	wij Idre	oer ess	es	S A					nas	ositi ster			S A		_	nt k		nas	osi			S A	S T
R T	0	1	0	1	0	A 1	A 0	$B/\overline{W}=0$	C K	1	0	1	0	0	Z D	1	1	C K	0	0	0	L D 4	L D 3	L D 2	L D 1	L D 0	C K	0	0	0	R D 4	R D 3	R D 2	R D 1	R D 0	C K	O P

# **Increment/Decrement Wiper Counter Register**

S T		evice den	٠.	'	a	dev addre		S	S		stru opc				wi addr	per esse	S	S	(	incre (sent				)	S
A R T	0	1	0	1	0	A1	A0	$B/\overline{W}=0$	C K	0	0	1	0	0	ZD	RT	LT	C K	I/D	I/D			I/D	I/D	O P

#### Definitions:

- (1) "MACK"/"SACK": stands for the acknowledge sent by the master/slave.
- (2) "A1 ~ A0": stands for the device addresses sent by the master.
- (3) "I": stands for the increment operation, SDA held high during active SCL phase (high).
- (4) "D": stands for the decrement operation, SDA held low during active SCL phase (high).

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature under Bias65°C to Storage Temperature65°C to	
Voltage on SDA, SCL or any Address Input	
with Respect to V <sub>SS</sub> 11	√ to +6V
Voltage on V+ (referenced to V <sub>SS</sub> )	+6V
Voltage on V- (referenced to V <sub>SS</sub> )	6V
(V+) - (V-)	
Any R <sub>H</sub>	V+
Any Ri	V-
Lead Temperature (Soldering, 10 seconds)	300°C
I <sub>W</sub> max (10 secs)	± 3mA

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Industrial	–40°C	+85°C

Device	Supply Voltage (V <sub>CC</sub> )	V- Limits	V+ Limits
X9460V14-2.7	2.7V to 5.5V	-5.5V to -2.7V	+2.7V to +5.5V

# ANALOG CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified)(1)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions		
Dynamic	Dynamic Performance <sup>(2)(3)</sup>							
	Control Range	-62		0	dB			
	Mute Mode		-92		dB	@1V rms		
SNR	Signal Noise Ratios (Unweighted)		-96		dB	@1V rms @ 1kHz, Tap = -6dB		
THD + N	Total Harmonic Distortion + Noise		-95		dB	@1V rms @ 1kHz, Tap = -6dB		
XTalk	DCP Isolation		-102		dB	@1kHz, tap = -6dB		
	Digital Feedthrough (Peak Component)		-105		dB	tap = -6dB		
	-3db Cutoff Frequency		100		kHz			
DC Accur	acy	•						
	Step Size	-1		-4	dB	Steps of -1, -2, -3, -4 dB		
	Step Size Error	-0.2		+0.2	dB	For -1dB steps		
	Step Size Error	-0.4		+0.4	dB	For -2dB steps		
	Step Size Error	-0.6		+0.6	dB	For -3dB steps		
	Step Size Error	-0.8		+0.8	dB	For -4dB steps		
	DCP to DCP Matching	-0.1		0.1	dB			

**Notes:** (1)  $V_{CC} = |V_{-}|$ 

V<sub>CC</sub> Ramp up timing 0.2 V/ms < Vcc Ramp Rate < 50 V/ms

- (2) This parameter is guaranteed by design and characterization
- (3)  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V}$ ; 20 Hz to 20kHz Measurement Bandwidth with 80kHZ filter, input signal 1Vrms, 1kHz Sine Wave.

# ANALOG CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified)<sup>(1)</sup>

ANALOG INPUTS							
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
V <sub>TERM</sub>	Voltage on $R_L$ , $R_W$ , and $R_H$ pins	V-		V+	V		
R <sub>TOTAL</sub>	End to End Resistance	-20		+20	%	Typical 33KΩ	
Cin <sup>(4)</sup>	Input Capacitance R <sub>L</sub> , R <sub>H</sub> , R <sub>W</sub>		25		pF	T <sub>A</sub> = 25°C	
I <sub>W</sub> <sup>(2)</sup>	Wiper Current	-3		+3	mA		
R <sub>W</sub>	Wiper Resistance		100	200	Ω	Wiper Current = ± 3mA	
V-	Voltage on V- pin	-5.5		-2.7	V		
V+	Voltage on V+ pin	+2.7		+5.5	V		
	Noise		2		μVrms	20 HZ to 20KHZ, Grounded Input @ -6dB tap	
TC <sub>R</sub> <sup>(2)</sup>	Temperature Coefficient of resistance		-300		PPM/°C		

# D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)<sup>(1)</sup>

		Limits				
Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Move Wiper, Write, Read)		200	300	μА	f <sub>SCL</sub> = 400kHz, SDA = Open, Other Inputs = V <sub>SS</sub>
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby)		3	)	μΑ	$SCL = SDA = V_{CC}$ , Addr. = $V_{SS}$
I <sub>LI</sub>	Input Leakage Current		1	10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
lai	Analog Input Leakage		0.1		μА	V <sub>IN</sub> = V- to V+ with all other analog inputs floating
I <sub>LO</sub>	Output Leakage Current			10	μ <b>A</b>	V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW Voltage	-0.5		V <sub>CC</sub> x 0.1	V	
V <sub>OL</sub>	Output LOW Voltage			0.4	V	I <sub>OL</sub> = 3mA

# CAPACITANCE


Symbol	Test	Max.	Units	Test Conditions
C <sub>I/O</sub> <sup>(4)</sup>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> <sup>(4)</sup>	Input Capacitance (A0, A1, A2 and SCL)	6	pF	V <sub>IN</sub> = 0V

Notes: (4) This parameter is not 100% tested.

# **A.C. TEST CONDITIONS**

Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9		
Input Rise and Fall Times	10ns		
Input and Output Timing Level	V <sub>CC</sub> x 0.5		

# **EQUIVALENT A.C. LOAD CIRCUIT**



# **AC TIMING (Over recommended operating conditions)**

Symbol	Parameter	Min.	Max.	Units
f <sub>SCL</sub>	Clock Frequency		400	kHz
t <sub>CYC</sub>	Clock Cycle Time	2500		ns
t <sub>HIGH</sub>	Clock High Time	600		ns
t <sub>LOW</sub>	Clock Low Time	1300		ns
t <sub>SU:STA</sub>	Start Setup Time	600		ns
t <sub>HD:STA</sub>	Start Hold Time	600		ns
t <sub>SU:STO</sub>	Stop Setup Time	600		ns
t <sub>SU:DAT</sub>	SDA Data Input Setup Time	500		ns
t <sub>HD:DAT</sub>	SDA Data Input Hold Time	50		ns
t <sub>R</sub> <sup>(2)</sup>	SCL and SDA Rise Time		300	ns
t <sub>F</sub> <sup>(2)</sup>	SCL and SDA Fall Time		300	ns
t <sub>AA</sub> <sup>(2)</sup>	SCL Low to SDA Data Output Valid Time		900	ns
t <sub>DH</sub> <sup>(2)</sup>	SDA Data Output Hold Time	50		ns
T <sub>I</sub> <sup>(2)</sup>	Noise Suppression Time Constant at SCL and SDA inputs			ns
t <sub>BUF</sub> <sup>(2)</sup>	Bus Free Time (Prior to Any Transmission)			ns
t <sub>SU:WPA</sub>	A0, A1 <sup>(2)</sup>	0		ns
t <sub>HD:WPA</sub>	A0, A1 <sup>(2)</sup>	0		ns

# DCP TIMING(2)

Symbol	Parameter	Min.	Max.	Units
t <sub>WRPO</sub>	Wiper Response Time After The Third (Last) Power Supply Is Stable		10	μs
t <sub>WRL</sub>	Wiper Response Time After Instruction Issued (All Load Instructions)		10	μs
t <sub>WRID</sub>	Wiper Response Time From An Active SCL Edge (Increment/Decrement Instruction)		10	μs

# **TIMING DIAGRAMS**

Figure 9. START and STOP Timing




Figure 10. Input Timing






Figure 11. Output Timing



**Figure 12. DCP Timing (for All Load Instructions)** 



# TYPICAL PERFORMANCE CHARACTERISTICS

 $(V_{CC}, V+ = 5.0V, V- = -5.0V, T_A = +25 \, ^{\circ}C, \text{ unless otherwise noted})$ 




Figure 13. Single Tone Frequency Response




Figure 14. THD + N

# TYPICAL PERFORMANCE CHARACTERISTICS

(V<sub>CC</sub>,V+ = 5.0V,V- = -5.0V,  $T_A$  = + 25 °C, unless otherwise noted)

# **Mute Mode** Aρ -10 -20 -30 -40 -50 -60 -80 -90 -100 -110 -120 -130 -140<sup>E</sup> 20

Figure 15. Mute

Hz

500

200


20k

10k

REV 4.0.13 6/25/02

# **PACKAGING INFORMATION**


# 14-Lead Plastic, TSSOP, Package Type V



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Characteristics subject to change without notice.

#### **ORDERING INFORMATION**



#### X9460 TSSOP 14L Top Mark Instructions

	Commercial	Industrial
5.0 volt	X9460KV EYWW	X9460KV EYWW I
2.7 volt	X9460KV EYWW F	X9460KV EYWW G

LIMITED WARRANTY ©Xicor, Inc. 2000 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

#### TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.