

16K X20C17 2K x 8 Bit

# High Speed AUTOSTORE™ NOVRAM

### **FEATURES**

- 24-Pin Standard SRAM DIP Pinout
- 28-Pin SOIC
- Fast Access Time: 35ns, 45ns, 55ns
- High Reliability
  - —Endurance: 1,000,000 Nonvolatile Store Operations
- —Retention: 100 Years Minimum
- AUTOSTORE™ NOVRAM
  - Automatically stores SRAM data into the E<sup>2</sup>PROM array when V<sub>CC</sub> low threshold is detected
  - —E<sup>2</sup>PROM data automatically recalled into RAM upon power-up
- Low Power CMOS
  —Standby: 250µA
- Infinite E<sup>2</sup>PROM array recall, and RAM read and write cycles


### **DESCRIPTION**

The Xicor X20C17 is a 2K x 8 NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a non-volatile electrically erasable PROM (E²PROM) and the AUTO-STORE feature which automatically saves the RAM contents to E²PROM at power-down. The X20C17 is fabricated with advanced CMOS floating gate technology to achieve high speed with low power and wide power-supply margin. The X20C17 features a compatible JEDEC approved byte-wide memory pinout for industry standard SRAMs.


The NOVRAM design allows data to be easily transferred from RAM to E<sup>2</sup>PROM (store) and E<sup>2</sup>PROM to RAM (recall). The store operation is completed in 2.5ms or less. An automatic array recall operation reloads the contents of the E<sup>2</sup>PROM into RAM upon power-up.

Xicor NOVRAMS are designed for unlimited write ?operations to RAM, either from the host or recalls from E<sup>2</sup>PROM, and a minimum 1,000,000 store operations to the E<sup>2</sup>PROM. Data retention is specified to be greater than 100 years.

#### **BLOCK DIAGRAM**



#### PIN CONFIGURATION



### **PIN DESCRIPTIONS**

# Addresses (A<sub>0</sub>-A<sub>10</sub>)

The Address inputs select an 8-bit memory location during a read or write operation.

#### Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When  $\overline{\text{CE}}$  is HIGH, power consumption is reduced.

### Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of  $\overline{CE}$ ,  $\overline{WE}$ .

### Data In/Data Out (I/O<sub>0</sub>-I/O<sub>7</sub>)

Data is written to or read from the X20C17 through the I/O pins. The I/O pins are placed in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is HIGH.

## Write Enable (WE)

The Write Enable input controls the writing of data to the static RAM.

### **PIN NAMES**

Symbol	Description
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Input/Output
WE	Write Enable
CE	Chip Enable
OE	Output Enable
V <sub>CC</sub>	+5V
V <sub>SS</sub>	Ground

### **DEVICE OPERATION**

The  $\overline{CE}$ ,  $\overline{OE}$ , and  $\overline{WE}$  inputs control the X20C17 operation. The X20C17 byte-wide NOVRAM uses a 2-line control architecture to eliminate bus contention in a system environment. The I/O bus will be in a high impedance state when either  $\overline{OE}$  or  $\overline{CE}$  is HIGH.

### **RAM Operations**

RAM read and write operations are performed as they would be with any static RAM. A read operation requires  $\overline{CE}$  and  $\overline{OE}$  to be LOW. A write operation requires  $\overline{CE}$  and  $\overline{WE}$  to be LOW. There is no limit to the number of read or write operations performed to the RAM portion of the X20C17.

### **Memory Transfer Operations**

There are two memory transfer operations: a recall operation whereby the data stored in the E<sup>2</sup>PROM array is transferred to the RAM array; and a store operation which causes the entire contents of the RAM array to be stored in the E<sup>2</sup>PROM array.

# X20C17

Recall operations are performed automatically upon power-up.

Store operations are performed automatically upon power-down. The store operation take a maximum of 2.5ms.

### **Write Protection**

The X20C17 supports two methods of protecting the nonvolatile data.

- If after power-up no RAM write operations have occured, no AUTOSTORE operation can be initiated.
- V<sub>CC</sub> Sense—All functions are inhibited when V<sub>CC</sub> is ≤ 3V typical.

### **SYMBOL TABLE**

The following symbol table provides a key to understanding the conventions used in the device timing diagrams. The diagrams should be used in conjunction with the device timing specifications to determine actual device operation and performance, as well as device suitability for user's application.

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	65 to +135°C
Storage temperature	65 to +150°C
Voltage on any pin with	
respect to V <sub>SS</sub>	1V to +7V
D.C. output current	10mA
Lead temperature (soldering, 10	seconds)300°C

### **COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C
Military	−55°C	+125°C

Supply Voltage	Limits
X20C17	4.5V to 5.25V

# D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

			Limits		
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Current (Active)		100	mA	$\overline{\text{WE}} = \text{V}_{\text{IH}}, \overline{\text{CE}} = \overline{\text{OE}} = \text{V}_{\text{IL}}, \text{Address}$ Inputs = 0.4V/2.4V Levels @ f = 20MHz, All I/Os = Open
I <sub>CC2</sub> <sup>(2)</sup>	V <sub>CC</sub> Current During AUTOSTORE		2.5	mA	All I/Os = Open
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current (TTL Input)		10	mA	All Inputs = V <sub>IH</sub> , All I/Os = Open
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current (CMOS Input)		250	μΑ	All Inputs = $V_{CC} - 0.3V$ , All I/Os = Open
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current		10	μΑ	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $\overline{CE} = V_{IH}$
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	-1	0.8	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	2	V <sub>CC</sub> + 1	V	
V <sub>OL</sub>	Output LOW Voltage		0.4	V	I <sub>OL</sub> = 4mA
V <sub>OH</sub>	Output HIGH Voltage	2.4		V	I <sub>OH</sub> = -4mA

### **POWER-UP TIMING**

Symbol	Parameter	Max.	Units
t <sub>PUR</sub> (2)	Power-Up to RAM Operation	100	μs
t <sub>PUW</sub> <sup>(2)</sup>	Power-Up to Nonvolatile Operation	5	ms

# **CAPACITANCE** $T_A = +25$ °C, f = 1MHz, $V_{CC} = 5$ V.

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> <sup>(2)</sup>	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> <sup>(2)</sup>	Input Capacitance	6	pF	$V_{IN} = 0V$

Notes: (1)  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.


# **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Units		
Endurance	100,000	Data Changes Per Bit		
Store Cycles	1,000,000	Store Cycles		
Data Retention	100	Years		

# **MODE SELECTION**

CE	WE	OE	Mode	I/O	Power
Н	Х	Х	Not Selected	Output High Z	Standby
L	Н	L	Read RAM	Output Data	Active
L	L	Н	Write "1" RAM	Input Data High	Active
L	L	Н	Write "0" RAM	Input Data Low	Active
L	L	L	Not Allowed	Output High Z	Active
L	Н	Н	No Operation	Output High Z	Active

# **EQUIVALENT A.C. LOAD CIRCUIT**



# **A.C. CONDITIONS OF TEST**


Input pulse levels	0V to 3V
Input rise and fall times	5ns
Input and output timing levels	1.5V

# A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified)

# **Read Cycle Limits**

		X20C17-35 -40 to +85°C		X20C17-45		X20C17-55		
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Units
t <sub>RC</sub>	Read Cycle Time	35		45		55		ns
t <sub>CE</sub>	Chip Enable Access Time		35		45		55	ns
t <sub>AA</sub>	Address Access Time		35		45		55	ns
t <sub>OE</sub>	Output Enable Access Time		20		25		30	ns
t <sub>LZ</sub> <sup>(3)</sup>	Chip Enable to Output in Low Z	0		0		0		ns
t <sub>OLZ</sub> (3)	Output Enable to Output in Low Z	0		0		0		ns
t <sub>HZ</sub> (3)	Chip Disable to Output in High Z	0	15	0	20	0	25	ns
t <sub>OHZ</sub> (3)	Output Disable to Output in High Z	0	15	0	20	0	25	ns
t <sub>OH</sub>	Output Hold From Address Change	0		0		0		ns

# **Read Cycle**




**Notes:** (3)  $t_{LZ}$  min.,  $t_{HZ}$ ,  $t_{OLZ}$  min., and  $t_{OHZ}$  are periodically sampled and not 100% tested.  $t_{HZ}$  max. and  $t_{OHZ}$  max. are measured, with  $C_L = 5pF$ , from the point when  $\overline{CE}$  or  $\overline{OE}$  return high (whichever occurs first) to the time when the outputs are no longer driven.

# Write Cycle Limits

		X20C	17-35	X20C17-45		X20C17-55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
t <sub>CW</sub>	Chip Enable to End of Write Input	30		35		40		ns
t <sub>AS</sub>	Address Setup Time	0		0		0		ns
t <sub>WP</sub>	Write Pulse Width	30		35		40		ns
t <sub>WR</sub>	Write Recovery Time	0		0		0		ns
t <sub>DW</sub>	Data Setup to End of Write	15		20		25		ns
t <sub>DH</sub>	Data Hold Time	3		3		3		ns
t <sub>OEH</sub>	OE High Hold Time	0		0		0		ns
t <sub>OES</sub>	OE High Setup Time	0		0		0		ns
t <sub>OZ</sub> <sup>(4)</sup>	Output Enable to Output in High Z		15		20		25	ns

# Write Cycle




Notes: (4)  $t_{\mbox{\scriptsize OW}}, t_{\mbox{\scriptsize OZ}}$  are periodically sampled and not 100% tested.

#### **AUTOSTORE** Feature

The AUTOSTORE feature automatically saves the contents of the X20C17's static RAM to the on-board bit-for-bit shadow E<sup>2</sup>PROM at power-down. This circuitry insures that no data is lost during accidental powerdowns or general system crashes, and is ideal for microprocessor caching systems, embedded software systems, and general system back-up memory.

The X20C17 automatically initiates a nonvolatile store cycle whenever V<sub>CC</sub> falls below the AUTOSTORE threshold voltage ( $V_{ASTH}$ ).  $V_{CC}$  must remain above the AUTOSTORE Cycle End Voltage ( $V_{ASEND}$ ) for the duration of the store cycle (t<sub>ASTO</sub>). The detailed timing for this feature is illustrated in the AUTOSTORE timing diagram, below. Once the AUTOSTORE cycle is initiated, all other device functions are inhibited.

# **AUTOSTORE CYCLE Timing Diagram and Suggested AUTOSTORE Implementation Circuit**




### **AUTOSTORE CYCLE LIMITS**


		X20		
Symbol	Parameter	Min.	Max.	Units
t <sub>ASTO</sub> (5)	AUTOSTORE Cycle Time		2.5	ms
V <sub>ASTH</sub>	AUTOSTORE Threshold Voltage	4.0	4.3	V
V <sub>ASEND</sub> (5)	AUTOSTORE Cycle End Voltage	3.5		V

Notes: (5) t<sub>ASTO</sub> and V<sub>ASEND</sub> are periodically sampled and not 100% tested.

# NORMALIZED I $_{CC}$ BY TEMPERATURE OVER THE V $_{CC}$ RANGE AND FREQUENCY





# NORMALIZED $I_{CC}$ BY TEMPERATURE OVER FREQUENCY




### **PACKAGING INFORMATION**

# 24-Lead Plastic Dual In-Line Package Type P









### NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

### **PACKAGING INFORMATION**

# 28-Lead Plastic Small Outline Gull Wing Package Type S






### NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.004 INCHES

### **Ordering Information**



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

#### TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.