DSP56303

Advance Information 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR

The DSP56303 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors (DSPs). This family uses a high performance, single-clock-cycle-per-instruction engine providing a two-fold performance increase over Motorola's popular DSP56000 core, while retaining code compatibility. Significant architectural enhancements in the DSP56300 family include a barrel shifter, 24-bit addressing, instruction cache, and Direct Memory Access (DMA). The DSP56303 offers 66/80/100 MIPS using an internal 66/80/100 MHz clock at 3.0-3.6 V. The DSP56300 core family offers a new level of performance in speed and power provided by its rich instruction set and low power dissipation, enabling a new generation of wireless, telecommunications, and multimedia products.




Figure 1 DSP56303 Block Diagram

This document contains information on a new product. Specifications and information herein are subject to change without notice.



TABLE OF CONTENTS

SECTION 1	SIGNAL/CONNECTION DESCRIPTIONS1-1
SECTION 2	SPECIFICATIONS
SECTION 3	PACKAGING
SECTION 4	DESIGN CONSIDERATIONS
SECTION 5	ORDERING INFORMATION
APPENDIX A	POWER CONSUMPTION BENCHMARK
APPENDIX B	BOOTSTRAP PROGRAM
	INDEX Index-1

FOR TECHNICAL ASSISTANCE:

Telephone: 1-800-521-6274

Email: dsphelp@dsp.sps.mot.com

Internet: http://www.motorola-dsp.com

Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR	Used to indicate a signal that is active when pulled low (For example, the RESET pin is active when low.)				
"asserted"	Means that a high true (active high) signal is high or that a low true (active low) signal is low				
"deasserted"	Means that a high tru signal is high	ue (active high) signa	al is low or that a low t	crue (active low)	
Examples:	Signal/Symbol	Logic State	Signal State	Voltage ¹	
	$\overline{ ext{PIN}}$	True	Asserted	V_{IL}/V_{OL}	
	$\overline{\text{PIN}}$	False	Deasserted	V_{IH}/V_{OH}	
	PIN	True	Asserted	V_{IH}/V_{OH}	
	PIN	False	Deasserted	$V_{\rm IL}/V_{\rm OL}$	

Note: Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.

FEATURES

High Performance DSP56300 Core

- 66/80/100 Million Instructions Per Second (MIPS) with a 66/80/100 MHz clock at 3.0–3.6 V
- Object code compatible with the DSP56000 core
- Highly parallel instruction set
- Data Arithmetic Logic Unit (Data ALU)
 - Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
 - 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
 - Conditional ALU instructions
 - 24-bit or 16-bit arithmetic support under software control
- Program Control Unit (PCU)
 - Position Independent Code (PIC) support
 - Addressing modes optimized for DSP applications (including immediate offsets)
 - On-chip instruction cache controller
 - On-chip memory-expandable hardware stack
 - Nested hardware DO loops
 - Fast auto-return interrupts
- Direct Memory Access (DMA)
 - Six DMA channels supporting internal and external accesses
 - One-, two-, and three- dimensional transfers (including circular buffering)
 - End-of-block-transfer interrupts
 - Triggering from interrupt lines and all peripherals
- Phase Lock Loop (PLL)
 - Allows change of low power Divide Factor (DF) without loss of lock
 - Output clock with skew elimination

Features

- Hardware debugging support
 - On-Chip Emulation (OnCE™) module
 - Joint Action Test Group (JTAG) Test Access Port (TAP)
 - Address Trace mode reflects internal Program RAM accesses at the external port

On-Chip Memories

 Program RAM, Instruction Cache, X data RAM, and Y data RAM size is programmable:

Instruction Cache	Switch Mode	Program RAM Size	Instruction Cache Size	X Data RAM Size	Y Data RAM Size
disabled	disabled	$4096 \times 24\text{-bit}$	0	$2048 \times 24\text{-bit}$	$2048 \times 24\text{-bit}$
enabled	disabled	$3072 \times 24\text{-bit}$	$1024 \times 24\text{-bit}$	$2048 \times 24\text{-bit}$	$2048 \times 24\text{-bit}$
disabled	enabled	$2048 \times 24\text{-bit}$	0	$3072 \times 24\text{-bit}$	$3072 \times 24\text{-bit}$
enabled	enabled	1024×24 -bit	1024×24 -bit	3072×24 -bit	3072×24 -bit

• 192 x 24-bit bootstrap ROM

Off-Chip Memory Expansion

- Data memory expansion to two 256 K \times 24-bit word memory spaces (or up to two 4 M x 24-bit word memory spaces by using the Address Attribute AA0–AA3 signals)
- Program memory expansion to one 256 K \times 24-bit words memory space (or up to one 4 M x 24-bit word memory space by using the Address Attribute AA0–AA3 signals)
- · External memory expansion port
- Chip Select Logic for glueless interface to SRAMs
- On-chip DRAM Controller for glueless interface to DRAMs

On-Chip Peripherals

- Enhanced DSP56000-like 8-bit parallel Host Interface (HI08) supports a variety of buses (e.g., ISA) and provides glueless connection to a number of industry standard microcomputers, microprocessors, and DSPs
- Two Enhanced Synchronous Serial Interfaces (ESSI), each with one receiver and three transmitters (allows six-channel home theater)
- Serial Communications Interface (SCI) with baud rate generator
- Triple timer module
- Up to thirty-four programmable General Purpose Input/Output (GPIO) pins, depending on which peripherals are enabled

Reduced Power Dissipation

- Very low power CMOS design
- Wait and Stop low power standby modes
- Fully-static logic, operation frequency down to 0 Hz (DC)
- Optimized power management circuitry (instruction-dependent, peripheraldependent, and mode-dependent)

TARGET APPLICATIONS

The DSP56303 is intended for use in telecommunication applications, such as multiline voice/data/fax processing, videoconferencing, audio applications, control, and general digital signal processing.

PRODUCT DOCUMENTATION

The three documents listed in the following table are required for a complete description of the DSP56303 and are necessary to design properly with the part. Documentation is available from one of the following locations (see back cover for detailed information):

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

See the **Additional Support** section of the *DSP56300 Family Manual* for detailed information on the multiple support options available to you.

 Table 1
 DSP56303 Documentation

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56303 User's Manual	Detailed functional description of the DSP56303 memory configuration, operation, and register programming	DSP56303UM/AD
DSP56303 Technical Data	DSP56303 features list and physical, electrical, timing, and package specifications	DSP56303/D



SECTION 1

SIGNAL/CONNECTION DESCRIPTIONS

SIGNAL GROUPINGS

The input and output signals of the DSP56303 are organized into functional groups, as shown in **Table 1-1** and as illustrated in **Figure 1-1**.

The DSP56303 is operated from a 3 V supply; however, some of the inputs can tolerate 5 V. A special notice for this feature is added to the signal descriptions of those inputs.

Table 1-1 DSP56303 Functional Signal Groupings


Functional Group	Number of Signals	Detailed Description	
Power (V _{CC})		18	Table 1-2
Ground (GND)		19	Table 1-3
Clock		2	Table 1-4
PLL	<u> </u>	3	Table 1-5
Address Bus	1	18	Table 1-6
Data Bus	Port A ¹	24	Table 1-7
Bus Control		13	Table 1-8
Interrupt and Mode Control		5	Table 1-9
Host Interface (HI08)	Port B ²	16	Table 1-11
Enhanced Synchronous Serial Interface (ESSI)	Ports C and D ³	12	Table 1-12 and Table 1-13
Serial Communication Interface (SCI)	Port E ⁴	3	Table 1-14
Timer	•	3	Table 1-15
JTAG/OnCE Port		6	Table 1-16

Note: 1. Port A signals define the external memory interface port, including the external address bus, data bus, and control signals.

- 2. Port B signals are the HI08 port signals multiplexed with the GPIO signals.
- 3. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals.
- 4. Port E signals are the SCI port signals multiplexed with the GPIO signals.

Figure 1-1 is a diagram of DSP56303 signals by functional group.

Signal Groupings



Note:

- The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternately as GPIO signals (PB0–PB15). Signals with dual designations (e.g., HAS/HAS) have configurable polarity.
- The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC0–PC5), Port D GPIO signals (PD0–PD5), and Port E GPIO signals (PE0–PE2), respectively.
- 3. TIO0-TIO2 can be configured as GPIO signals.

AA0601

Figure 1-1 Signals Identified by Functional Group

POWER

 Table 1-2
 Power Inputs

Power Name	Description		
V _{CCP}	PLL Power — V_{CCP} is V_{CC} dedicated for Phase Lock Loop (PLL) use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V_{CC} power rail. There is one V_{CCP} input.		
V _{CCQ} (4)	Quiet Power —V _{CCQ} is an isolated power for the internal processing logic. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V _{CCQ} inputs.		
V _{CCA} (4)	Address Bus Power— V_{CCA} is an isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V_{CCA} inputs.		
V _{CCD} (4)	Data Bus Power — V_{CCD} is an isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V_{CCD} inputs.		
V _{CCC} (2)	Bus Control Power — V_{CCC} is an isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V_{CCC} inputs.		
V _{CCH}	Host Power — V_{CCH} is an isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There is one V_{CCH} input.		
V _{CCS} (2)	ESSI, SCI, and Timer Power—V _{CCS} is an isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V _{CCS} inputs.		
Note: These designations are package-dependent. Some packages connect all V_{CC} inputs except V_{CCP} to each other internally. On those packages, all power input, except V_{CCP} , are labeled V_{CC} . The numbers of connections indicated in this table are minimum values; the total V_{CC} connections are package- dependent.			

GROUND

 Table 1-3
 Grounds

Ground Name	Description	
GND_P	PLL Ground —GND _P is ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. V_{CCP} should be bypassed to GND _P by a 0.47 μ F capacitor located as close as possible to the chip package. There is one GND _P connection.	
GND _{P1}	PLL Ground 1 — GND_{P1} is ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. There is one GND_{P1} connection.	
GND _Q (4)	Quiet Ground — GND_Q is an isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND_Q connections.	
GND _A (4)	$ \begin{array}{c} \textbf{Address Bus Ground} - \text{GND}_A \text{ is an isolated ground for sections of the address bus} \\ I/O \text{ drivers. This connection must be tied externally to all other chip ground} \\ \text{connections. The user must provide adequate external decoupling capacitors. There} \\ \text{are four GND}_A \text{ connections.} \end{array} $	
GND _D (4)	Data Bus Ground —GND _D is an isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND _D connections.	
GND _C (2)	Bus Control Ground — GND_C is an isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND_C connections.	
GND _H	Host Ground —GND _H is an isolated ground for the HI08 I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There is one GND _H connection.	
GND _S (2)	ESSI, SCI, and Timer Ground —GND _S is an isolated ground for the ESSI, SCI, and timer I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND_{S} connections.	
Note: These designations are package-dependent. Some packages connect all GND inputs, except GND_P and GND_{P1} , to each other internally. On those packages, all ground connections, except GND_P and GND_{P1} , are labeled GND . The numbers of connections indicated in this table are minimum values; the total GND connections are package-dependent.		

CLOCK

Table 1-4 Clock Signals

Signal Name	Туре	State During Reset	Signal Description
EXTAL	Input	Input	External Clock/Crystal Input—EXTAL interfaces the internal crystal oscillator input to an external crystal or an external clock.
XTAL	Output	Chip Driven	Crystal Output—XTAL connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.

PHASE LOCK LOOP (PLL)

 Table 1-5
 Phase Lock Loop Signals

Signal Name	Туре	State During Reset	Signal Description
PCAP	Input	Input	PLL Capacitor—PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to V_{CCP} . If the PLL is not used, PCAP may be tied to V_{CC} , GND, or left floating.
CLKOUT	Output	Chip-driven	Clock Output—CLKOUT provides an output clock synchronized to the internal core clock phase. If the PLL is enabled and both the multiplication and division factors equal one, then CLKOUT is also synchronized to EXTAL. If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.
PINIT/NMI	Input	Input	PLL Initial/Non-Maskable Interrupt—During assertion of RESET, the value of PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL control register, determining whether the PLL is enabled or disabled. After RESET deassertion and during normal instruction processing, the PINIT/NMI Schmitt-trigger input is a negative-edge-triggered Non-Maskable Interrupt (NMI) request internally synchronized to CLKOUT. PINIT/NMI can tolerate 5 V.

EXTERNAL MEMORY EXPANSION PORT (PORT A)

Note: When the DSP56303 enters a low-power standby mode (Stop or Wait), it releases bus mastership and tri-states the relevant Port A signals: A0–A17, D0–D23, AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS, BCLK, BCLK.

EXTERNAL ADDRESS BUS

Table 1-6 External Address Bus Signals

Signal Name	Туре	State During Reset	Signal Description
A0-A17	Output	Tri-stated	Address Bus—When the DSP is the bus master, A0–A17 are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A0–A17 do not change state when external memory spaces are not being accessed.

EXTERNAL DATA BUS

Table 1-7 External Data Bus Signals

Signal Name	Туре	State During Reset	Signal Description
D0-D23	Input/ Output	Tri-stated	Data Bus—When the DSP is the bus master, D0–D23 are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D0–D23 are tri-stated.

EXTERNAL BUS CONTROL

 Table 1-8
 External Bus Control Signals

Signal Name	Type	State During Reset	Signal Description
AA0-AA3/ RAS0-RAS3		Tri-stated	Address Attribute or Row Address Strobe—When defined as AA, these signals can be used as chip selects or additional address lines. When defined as RAS, these signals can be used as RAS for Dynamic Random Access Memory (DRAM) interface. These signals are tri-statable outputs with programmable polarity.
RD	Output	Tri-stated	Read Enable —When the DSP is the bus master, \overline{RD} is an active-low output that is asserted to read external memory on the data bus (D0-D23). Otherwise, \overline{RD} is tri-stated.
WR	Output	Tri-stated	Write Enable —When the DSP is the bus master, \overline{WR} is an active-low output that is asserted to write external memory on the data bus (D0–D23). Otherwise, the signals are tri-stated.

 Table 1-8 External Bus Control Signals (Continued)

Signal Name	Туре	State During Reset	Signal Description
TA	Input	Ignored Input	Transfer Acknowledge—If the DSP56303 is the bus master and there is no external bus activity, or the DSP56303 is not the bus master, the TA input is ignored. The TA input is a Data Transfer Acknowledge (DTACK) function that can externd an external bus cycle indefinitely. Any number of wait states (1, 2,, infinity) may be added to the wait states inserted by the BCR by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is asserted synchronous to CLKOUT. The number of wait states is determined by the TA input or by the Bus Control Register (BCR), whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles. In order to use the TA functionality, the BCR must be programmed to at least one wait state. A zero wait state access can not be extended by TA deassertion, otherwise improper operation may result. TA can operate synchronously or asynchronously depending on the setting of the TAS bit in the Operating Mode Register (OMR). TA functionality may not be used while performing DRAM
			type accesses, otherwise improper operation may result.
BR	Output	Output (deasserted)	Bus Request— \overline{BR} is an active-low output, never tri-stated. \overline{BR} is asserted when the DSP requests bus mastership. \overline{BR} is deasserted when the DSP no longer needs the bus. \overline{BR} may be asserted or deasserted independent of whether the DSP56303 is a bus master or a bus slave. Bus "parking" allows \overline{BR} to be deasserted even though the DSP56303 is the bus master (see the description of bus "parking" in the \overline{BB} signal description). The Bus Request Hole (BRH) bit in the BCR allows \overline{BR} to be asserted under software control even though the DSP does not need the bus. \overline{BR} is typically sent to an external bus arbitrator that controls the priority, parking and tenure of each master on the same external bus, never for the internal bus. During hardware reset, \overline{BR} is deasserted and the arbitration is reset to the bus slave state.

 Table 1-8 External Bus Control Signals (Continued)

Signal Name	Туре	State During Reset	Signal Description
BG	Input	Ignored Input	Bus Grant — \overline{BG} is an active-low input. \overline{BG} must be asserted/deasserted synchronous to CLKOUT for proper operation. \overline{BG} is asserted by an external bus arbitration circuit when the DSP56303 becomes the next bus master. When \overline{BG} is asserted, the DSP56303 must wait until \overline{BB} is deasserted before taking bus mastership. When \overline{BG} is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution.
BB	Input/ Output	Input	Bus Busy—\$\overline{BB}\$ is a bidirectional active-low input/output and must be asserted and deasserted synchronous to CLKOUT. \$\overline{BB}\$ indicates that the bus is active. Only after \$\overline{BB}\$ is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep \$\overline{BB}\$ asserted after ceasing bus activity regardless of whether \$\overline{BR}\$ is asserted or deasserted. This is called "bus parking" and allows the current bus master to reuse the bus without re-arbitration until another device requires the bus. The deassertion of \$\overline{BB}\$ is done by an "active pull-up" method (i.e., \$\overline{BB}\$ is driven high and then released and held high by an external pull-up resistor).
CAS	Output	Tri-stated	Column Address Strobe—When the DSP is the bus master, CAS is an active-low output used by DRAM to strobe the column address. Otherwise, if the Bus Mastership Enable (BME) bit in the DRAM Control Register is cleared, the signal is tri-stated.
BCLK	Output	Tri-stated	Bus Clock —When the DSP is the bus master, BCLK is an active-high output that is active when the ATE bit in the OMR is set. When BCLK is active and synchronized to CLKOUT by the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle.
BCLK	Output	Tri-stated	Bus Clock Not —When the DSP is the bus master, \overline{BCLK} is an active-low output and is the inverse of the BCLK signal. Otherwise, the signal is tri-stated.

INTERRUPT AND MODE CONTROL

The interrupt and mode control signals select the chip's operating mode as it comes out of hardware reset. After $\overline{\text{RESET}}$ is deasserted, these inputs are hardware interrupt request lines.

 Table 1-9
 Interrupt and Mode Control

Signal Name	Туре	State During Reset	Signal Description
RESET	Input	Input	Reset—RESET is an active-low, Schmitt-trigger input. Deassertion of RESET is internally synchronized to the clock out (CLKOUT). When asserted, the chip is placed in the Reset state and the internal phase generator is reset. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. If RESET is deasserted synchronous to CLKOUT, exact start-up timing is guaranteed, allowing multiple processors to start synchronously and operate together in "lock-step." When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted after power up.
MODA/IRQA	Input	Input	Mode Select A/External Interrupt Request A—MODA/IRQA is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODA/IRQA selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into the OMR when the RESET signal is deasserted. If IRQA is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting IRQA to exit the Wait state. If the processor is in the Stop standby state and IRQA is asserted, the processor will exit the Stop state.

 Table 1-9 Interrupt and Mode Control (Continued)

Signal Name	Туре	State During Reset	Signal Description
MODB/ĪRQB	Input	Input	
MODC/IRQC	Input	Input	Mode Select C/External Interrupt Request C—MODC/IRQC is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODC/IRQC selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into OMR when the RESET signal is deasserted. If IRQC is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQC to exit the Wait state. MODC/IRQC can tolerate 5 V.
MODD/ĪRQD	Input	Input	Mode Select D/External Interrupt Request D—MODD/IRQD is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODD/IRQD selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into OMR when the RESET signal is deasserted. If IRQD is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQD to exit the Wait state.

HOST INTERFACE (HI08)

The HI08 provides a fast parallel data to 8-bit port, which may be connected directly to the host bus.

The HI08 supports a variety of standard buses, and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware.

Host Port Usage Considerations

Careful synchronization is required when reading multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in the following table:

Table 1-10 Host Port Usage Considerations

Action	Description
Asynchronous read of receive byte registers	When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive register Data Full (RXDF) flag which indicates that data is available. This assures that the data in the receive byte registers will be valid.
Asynchronous write to transmit byte registers	The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers will transfer valid data to the Host Receive (HRX) register.
Asynchronous write to host vector	The host interface programmer should change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This will guarantee that the DSP interrupt control logic will receive a stable vector.

Host Interface (HI08)

Host Port Configuration

The functions of the signals associated with the HI08 vary according to the programmed configuration of the interface as determined by the 16 bits in the HI08 Port Control Register (HPCR). Refer to the *DSP56303 User's Manual* for detailed descriptions of this and the other configuration registers used with the HI08.

Table 1-11 Host Interface

G. 131	_	State During	g. 15
Signal Name	Туре	Reset	Signal Description
H0-H7	Input/ Output	Tri-stated	Host Data—When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the Data bidirectional, tri-state bus.
HAD0-HAD7	Input/ Output		Host Address—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines 0-7 of the Address/Data bidirectional, multiplexed, tri-state bus.
PB0-PB7	Input or Output		Port B 0-7—When the HI08 is configured as GPIO through the HPCR, these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register (HDDR). This input is 5 V tolerant.
HA0	Input	Input	Host Address Input 0 —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 0 of the Host Address input bus.
HAS/HAS	Input		Host Address Strobe—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the Host Address Strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset.
PB8	Input or Output		Port B 8 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			This input is 5 V tolerant.

 Table 1-11 Host Interface (Continued)

Signal Name	Туре	State During Reset	Signal Description
HA1	Input	Input	Host Address Input 1—When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 1 of the Host Address (HA1) input bus.
HA8	Input		Host Address 8—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 8 of the Host Address (HA8) input bus.
PB9	Input or Output		Port B 9—When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			This input is 5 V tolerant.
HA2	Input	Input	Host Address Input 2—When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 2 of the Host Address (HA2) input bus.
НА9	Input		Host Address 9—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 9 of the Host Address (HA9) input bus.
PB10	Input or Output		Port B 10 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			This input is 5 V tolerant.
HRW	Input	Input	Host Read/Write—When HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Read/Write (HRW) input.
HRD/HRD	Input		Host Read Data—When HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the Host Read Data strobe (HRD) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HRD) after reset.
PB11	Input or Output		Port B 11 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			This input is 5 V tolerant.

 Table 1-11 Host Interface (Continued)

Signal Name	Туре	State During Reset	Signal Description
HDS/HDS	Input	Input	Host Data Strobe—When HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Data Strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HDS) following reset.
HWR/HWR	Input		Host Write Data—When HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the Host Write Data Strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HWR) following reset.
PB12	Input or Output		Port B 12—When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant.
HCS	Input	Input	Host Chip Select—When HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is the Host Chip Select (HCS) input. The polarity of the chip select is programmable, but is configured active-low (HCS) after reset.
HA10	Input		Host Address 10—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 10 of the Host Address (HA10) input bus. Part P 12 When the HI08 is configured as CPIO through
PB13	Input or Output		Port B 13 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			This input is 5 V tolerant.

 Table 1-11 Host Interface (Continued)

Signal Name	Туре	State During Reset	Signal Description
HREQ/HREQ	Output	Input	Host Request—When HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the Host Request (HREQ) output. The polarity of the host request is programmable, but is configured as active-low (HREQ) following reset. The host request may be programmed as a driven or open-drain output.
HTRQ/HTRQ	Output		Transmit Host Request—When HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the Transmit Host Request (HTRQ) output. The polarity of the host request is programmable, but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input or Output		Port B 14—When the HI08 is programmed to interface a multiplexed host bus and the signal is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Thi <mark>s</mark> inp <mark>ut</mark> is 5 V tolerant.
HACK/HACK	Input	Input	Host Acknowledge—When HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the Host Acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable, but is configured as active-low (HACK) after reset.
HRRQ/HRRQ	Output		Receive Host Request—When HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the Receive Host Request (HRRQ) output. The polarity of the host request is programmable, but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input or Output		Port B 15 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			This input is 5 V tolerant.

ENHANCED SYNCHRONOUS SERIAL INTERFACE 0 (ESSI0)

There are two synchronous serial interfaces (ESSI0 and ESSI1) that provide a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals which implement the Motorola Serial Peripheral Interface (SPI).

Table 1-12 Enhanced Synchronous Serial Interface 0 (ESSI0)

Signal Name	Туре	State During Reset	Signal Description
SC00 PC0	Input or Output	Input	Serial Control 0—The function of SC00 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal will be used for the receive clock I/O (Schmitt-trigger input). For Synchronous mode, this signal is used either for Transmitter 1 output or for Serial I/O Flag 0. Port C 0—The default configuration following reset is GPIO input PC0. When configured as PC0, signal direction is controlled through the Port Directions Register (PRR0). The signal can be configured as ESSI signal SC00 through the Port Control Register (PCR0).
SC01	Input/Output	Input	This input is 5 V tolerant. Serial Control 1—The function of this signal is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is the receiver frame sync I/O. For Synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.
PC1	Input or Output		Port C 1—The default configuration following reset is GPIO input PC1. When configured as PC1, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SC01 through PCR0. This input is 5 V tolerant.

 Table 1-12
 Enhanced Synchronous Serial Interface 0 (ESSI0) (Continued)

Signal Name	Туре	State During Reset	Signal Description
SC02	Input/Output	Input	Serial Control Signal 2—SC02 is used for frame sync I/O. SC02 is the frame sync for both the transmitter and receiver in Synchronous mode, and for the transmitter only in Asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PC2	Input or Output		Port C 2—The default configuration following reset is GPIO input PC2. When configured as PC2, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SC02 through PCR0. This input is 5 V tolerant.
SCK0	Input/Output	Input	Serial Clock—SCK0 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the ESSI interface. The SCK0 is a clock input or output used by both the transmitter and receiver in Synchronous modes, or by the transmitter in Asynchronous modes. Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6 T (i.e., the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PC3	Input or Output		Port C 3 —The default configuration following reset is GPIO input PC3. When configured as PC3, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SCK0 through PCR0.
			This input is 5 V tolerant.

Enhanced Synchronous Serial Interface 0 (ESSI0)

 Table 1-12
 Enhanced Synchronous Serial Interface 0 (ESSI0) (Continued)

Signal Name	Туре	State During Reset	Signal Description
SRD0 PC4	Input/Output Input or Output	Input	Serial Receive Data—SRD0 receives serial data and transfers the data to the ESSI receive shift register. SRD0 is an input when data is being received. Port C 4—The default configuration following reset is GPIO input PC4. When configured as PC4, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SRD0 through PCR0. This input is 5 V tolerant.
STD0 PC5	Input/Output Input or Output	Input	Serial Transmit Data—STD0 is used for transmitting data from the serial transmit shift register. STD0 is an output when data is being transmitted. Port C 5—The default configuration following reset is GPIO input PC5. When configured as PC5, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal STD0 through PCR0. This input is 5 V tolerant.



ENHANCED SYNCHRONOUS SERIAL INTERFACE 1 (ESSI1)

 Table 1-13
 Enhanced Synchronous Serial Interface 1 (ESSI1)

Signal Name	Туре	State During Reset	Signal Description
SC10	Input or Output	Input	Serial Control 0—The function of SC10 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal will be used for the receive clock I/O (Schmitttrigger input). For Synchronous mode, this signal is used either for Transmitter 1 output or for Serial I/O Flag 0. Port D 0—The default configuration following reset is GPIO input PD0. When configured as PD0, signal direction is controlled through the Port Directions Register (PRR1). The signal can be configured as an ESSI signal SC10 through the Port Control Register (PCR1). This input is 5 V tolerant.
SC11	Input/Output	Input	Serial Control 1—The function of this signal is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is the receiver frame sync I/O. For Synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.
PD1	Input or Output		Port D 1—The default configuration following reset is GPIO input PD1. When configured as PD1, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SC11 through PCR1. This input is 5 V tolerant.

 Table 1-13
 Enhanced Synchronous Serial Interface 1 (ESSI1) (Continued)

Signal Name	Туре	State During Reset	Signal Description
SC12	Input/Output	Input	Serial Control Signal 2—SC12 is used for frame sync I/O. SC12 is the frame sync for both the transmitter and receiver in Synchronous mode, and for the transmitter only in Asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in Synchronous operation).
PD2	Input or Output		Port D 2—The default configuration following reset is GPIO input PD2. When configured as PD2, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SC12 through PCR1. This input is 5 V tolerant.
SCK1	Input/Output	Input	Serial Clock—SCK1 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the ESSI interface. The SCK1 is a clock input or output used by both the transmitter and receiver in Synchronous modes, or by the transmitter in Asynchronous modes. Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (i.e., the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3	Input or Output		Port D 3 —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SCK1 through PCR1. This input is 5 V tolerant.

Enhanced Synchronous Serial Interface 1 (ESSI1)

 Table 1-13
 Enhanced Synchronous Serial Interface 1 (ESSI1) (Continued)

Signal Name	Туре	State During Reset	Signal Description
SRD1	Input/Output Input or Output	Input	Serial Receive Data—SRD1 receives serial data and transfers the data to the ESSI receive shift register. SRD1 is an input when data is being received. Port D 4—The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SRD1 through PCR1. This input is 5 V tolerant.
STD1 PD5	Input/Output Input or Output	Input	Serial Transmit Data—STD1 is used for transmitting data from the serial transmit shift register. STD1 is an output when data is being transmitted. Port D 5—The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal STD1 through PCR1. This input is 5 V tolerant.



SERIAL COMMUNICATION INTERFACE (SCI)

The Serial Communication interface (SCI) provides a full duplex port for serial communication to other DSPs, microprocessors, or peripherals such as modems.

 Table 1-14 Serial Communication Interface (SCI)

Signal Name	Туре	State During Reset	Signal Description
RXD	Input	Input	Serial Receive Data—This input receives byte oriented serial data and transfers it to the SCI receive shift register.
PE0	Input or Output		Port E 0—The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the SCI Port Directions Register (PRR). The signal can be configured as an SCI signal RXD through the SCI Port Control Register (PCR). This input is 5 V tolerant.
TXD	Output	Input	Serial Transmit Data—This signal transmits data from SCI transmit data register.
PE1	Input or Output		Port E1—The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the SCI PRR. The signal can be configured as an SCI signal TXD through the SCI PCR.
SCLK	Input/Output	Input	This input is 5 V tolerant. Serial Clock—This is the bidirectional Schmitt-
			trigger input signal providing the input or output clock used by the transmitter and/or the receiver.
PE2	Input or Output		Port E 2—The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the SCI PRR. The signal can be configured as an SCI signal SCLK through the SCI PCR. This input is 5 V tolerant.

TIMERS

Three identical and independent timers are implemented in the DSP56303. Each timer can use internal or external clocking, and can interrupt the DSP56303 after a specified number of events (clocks), or can signal an external device after counting a specific number of internal events.

Table 1-15 Triple Timer Signals

	1	Table 1 10 11	
Signal Name	Туре	State During Reset	Signal Description
TIO0	Input or Output	Input	Timer 0 Schmitt-Trigger Input/Output—When Timer 0 functions as an external event counter or in Measurement mode, TIO0 is used as input. When Timer 0 functions in Watchdog, Timer, or Pulse Modulation mode, TIO0 is used as output. The default mode after reset is GPIO input. This can be changed to output or configured as a Timer Input/Output through the Timer 0 Control/Status Register (TCSR0). This input is 5 V tolerant.
TIO1	Input or Output	Input	Timer 1 Schmitt-Trigger Input/Output—When Timer 1 functions as an external event counter or in Measurement mode, TIO1 is used as input. When Timer 1 functions in Watchdog, Timer, or Pulse Modulation mode, TIO1 is used as output. The default mode after reset is GPIO input. This can be changed to output or configured as a Timer Input/Output through the Timer 1 Control/Status Register (TCSR1). This input is 5 V tolerant.
TIO2	Input or Output	Input	Timer 2 Schmitt-Trigger Input/Output—When Timer 2 functions as an external event counter or in Measurement mode, TIO2 is used as input. When Timer 2 functions in Watchdog, Timer, or Pulse Modulation mode, TIO2 is used as output. The default mode after reset is GPIO input. This can be changed to output or configured as a Timer Input/Output through the Timer 2 Control/Status Register (TCSR2). This input is 5 V tolerant.

JTAG/ONCE INTERFACE


Table 1-16 JTAG/OnCE Interface

Signal Name	Туре	State During Reset	Signal Description
TCK	Input	Input	Test Clock —TCK is a test clock input signal used to synchronize the JTAG test logic. This input is 5 V tolerant.
TDI	Input	Input	Test Data Input—TDI is a test data serial input signal used for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor. This input is 5 V tolerant.
TDO	Output	Tri-stated	Test Data Output—TDO is a test data serial output signal used for test instructions and data. TDO is tristatable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TMS	Input	Input	Test Mode Select—TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor. This input is 5 V tolerant.
TRST	Input	Input	Test Reset—TRST is an active-low Schmitt-trigger input signal used to asynchronously initialize the test controller. TRST has an internal pull-up resistor. TRST must be asserted after power up. This input is 5 V tolerant.

Table 1-16 JTAG/OnCE Interface (Continued)

Signal Name	Туре	State During Reset	Signal Description
DE	Input/Output	Input	Debug Event—\overline{DE} is an open-drain, bidirectional, active-low signal providing, as an input, a means of entering the Debug mode of operation from an external command controller, and, as an output, a means of acknowledging that the chip has entered the Debug mode. This signal, when asserted as an input, causes the DSP56300 core to finish the current instruction being executed, save the instruction pipeline information, enter the Debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters the Debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The \overline{DE} has an internal pull-up resistor. This is not a standard part of the JTAG Test Access Port (TAP) Controller. The signal connects directly to the OnCE module to initiate Debug mode directly or to provide a direct external indication that the chip has entered the Debug mode. All other interface with the OnCE module must occur through the JTAG port. This input is 5 V tolerant.





SECTION 2 **SPECIFICATIONS**

INTRODUCTION

The DSP56303 is fabricated in high density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs. The DSP56303 specifications are preliminary and are from design simulations, and may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after full characterization and device qualifications are complete.

MAXIMUM RATINGS

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic <mark>vo</mark>ltage level (e.g., either GND or V_{CC}).

Note: In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Thermal Characteristics

Table 2-1 Maximum Ratings

Rating ¹	Symbol	Value ^{1, 2}	Unit
Supply Voltage	V_{CC}	-0.3 to +4.0	V
All input voltages excluding "5 V tolerant" inputs ³	V _{IN}	$GND - 0.3$ to $V_{CC} + 0.3$	V
All "5 V tolerant" input voltages ³	$V_{\rm IN5}$	GND -0.3 to $V_{CC} + 3.95$	V
Current drain per pin excluding V _{CC} and GND	I	10	mA
Operating temperature range	T_J	-40 to +100	°C
Storage temperature	T _{STG}	-55 to +150	°C

Notes:

- 1. GND = 0 V, V_{CC} = 3.3 V ± 0.3 V, T_{J} = -40°C to +100°C, CL = 50 pF + 2 TTL Loads
- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.
- 3. **CAUTION**: All "5 V Tolerant" input voltages cannot be more than 3.95 V greater than the supply voltage; this restriction applies to "power on", as well as during normal operation. In any case, the input voltages can not be more than 5.75 V. "5 V Tolerant" inputs are inputs that tolerate 5 V.

THERMAL CHARACTERISTICS

Table 2-2 Thermal Characteristics

Characteristic	Symbol	TQFP Value	PBGA ³ Value	PBGA ⁴ Value	Unit
Junction-to-ambient thermal resistance	$R_{\theta JA}$ or θ_{JA}	55.7	57	28	°C/W
Junction-to-case thermal resistance	$R_{\theta JC}$ or θ_{JC}	11.4	15	_	°C/W
Thermal characterization parameter	$\Psi_{ m JT}$	6.8	8	_	°C/W

Notes: 1. Junction-to-ambient thermal resistance is based on measurements on a horizontal single-sided printed circuit board per SEMI G38-87 in natural convection. (SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Rd., Mountain View, CA 94043, (415) 964-5111)

- 2. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature.
- 3. These are simulated values; testing is not complete. See note 1 for test board conditions.
- 4. These are simulated values; testing is not complete. The test board has two, 2-ounce signal layers and two 1-ounce solid ground planes internal to the test board.

DC ELECTRICAL CHARACTERISTICS

 $\textbf{Table 2-3} \quad \text{DC Electrical Characteristics}^{6}$

Characteristics	Symbol	Min	Тур	Max	Unit
Supply voltage	V_{CC}	3.0	3.3	3.6	V
Input high voltage • D(0:23), BG, BB, TA • MOD¹/IRQ¹, RESET, PINIT/NMI and all JTAG/ESSI/SCI/Timer/HI08	V _{IH} V _{IHP}	2.0 2.0		V _{CC} V _{CC} + 3.95	V V
pins • EXTAL ⁸	V _{IHX}	$0.8 \times V_{CC}$		V _{CC}	V
Input low voltage • D(0:23), BG, BB, TA, MOD ¹ /IRQ ¹ , RESET, PINIT	V _{IL}	-0.3	-	0.8	V
All JTAG/ESSI/SCI/Timer/HI08 pins	V _{ILP}	-0.3		0.8	V
• EXTAL ⁸	V _{ILX}	-0.3	Y	$0.2 \times V_{CC}$	V
Input leakage current	I _{IN}	-10	_	10	μΑ
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I _{TSI}	-10	_	10	μΑ
Output high voltage • TTL $(I_{OH} = -0.4 \text{ mA})^{5,7}$ • CMOS $(I_{OH} = -10 \mu\text{A})^5$	V _{OH}	V _{CC} - 0.4 V _{CC} - 0.01			V V
Output low voltage • TTL ($I_{OL} = 3.0 \text{ mA}$, open-drain pins $I_{OL} = 6.7 \text{ mA}$) ^{5,7}	V _{OL}	_	_	0.4	V
• CMOS $(I_{OL} = 10 \mu\text{A})^5$		_	_	0.01	V
Internal supply current ² : • In Normal mode	I _{CCI}	_	66 MHz: 84 80 MHz: 102 100 MHz: 127	66 MHz: 120 80 MHz: 145 100 MHz: 181	mA mA
• In Wait mode ³	I_{CCW}	_	66 MHz: 5 80 MHz: 6	66 MHz: 7 80 MHz: 9	mA mA
• In Stop mode ⁴	I _{CCS}	_	100 MHz: 7. 5 66 MHz: 100 80 MHz: 100	100 MHz: 11 66 MHz: 150 80 MHz: 150	mA μA μA
			100 MHz: 100	100 MHz: 150	μΑ
PLL supply current in Stop mode ⁵		_	1	2.5	mA
Input capacitance ⁵	C _{IN}	_	_	10	pF

AC Electrical Characteristics

Table 2-3 DC Electrical Characteristics⁶ (Continued)

|--|

Notes: 1

- 1. Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins
- 2. **Power Consumption Considerations** on page 4-4 provides a formula to compute the estimated current requirements in Normal mode. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). Measurements are based on synthetic intensive DSP benchmarks (see **Appendix A**). The power consumption numbers in this specification are 90% of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current is measured with $V_{CC} = 3.0 \text{ V}$ at $T_J = 100^{\circ}\text{C}$. Maximum internal supply current is measured with $V_{CC} = 3.6 \text{ V}$ at $T_J = 100^{\circ}\text{C}$.
- 3. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). PLL and XTAL signals are disabled during Stop state.
- 4. In order to obtain these results, all inputs, which are not disconnected at Stop mode, must be terminated (i.e., not allowed to float).
- 5. Periodically sampled and not 100% tested
- 6. $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $T_{J} = -40 ^{\circ}\text{C}$ to $+100 ^{\circ}\text{C}$, $C_{L} = 50 \text{ pF} + 2 \text{ TTL Loads}$
- 7. This characteristic does not apply to XTAL and PCAP.
- 8. Driving EXTAL to the low V_{IHX} or the high V_{ILX} value may cause additional power consumption (DC current). To minimize power consumption, the minimum V_{IHX} should be no lower than $0.9 \times V_{CC}$ and the maximum V_{ILX} should be no higher than $0.1 \times V_{CC}$.

AC ELECTRICAL CHARACTERISTICS

The timing waveforms shown in the AC electrical characteristics section are tested with a V_{IL} maximum of 0.3 V and a V_{IH} minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50% point of the respective input signal's transition. DSP56303 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.8 V and 2.0 V, respectively.

INTERNAL CLOCKS

 Table 2-4
 Internal Clocks, CLKOUT

Characteristics	Symbol		Expression ^{1, 2}	
Characteristics	Symbol	Min	Тур	Max
Internal operation frequency and CLKOUT with PLL enabled	f	_	(Ef × MF)/ (PDF × DF)	
Internal operation frequency and CLKOUT with PLL disabled	f	_	Ef/2	
 Internal clock and CLKOUT high period With PLL disabled With PLL enabled and MF ≤ 4 With PLL enabled and MF > 4 	T _H	$\begin{matrix} - \\ 0.49 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \\ 0.47 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \end{matrix}$	ET _C	$\begin{matrix}\\ 0.51 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF} / \mathrm{MF} \\ 0.53 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF} / \mathrm{MF} \end{matrix}$
 Internal clock and CLKOUT low period With PLL disabled With PLL enabled and MF ≤ 4 With PLL enabled and MF > 4 	T_{L}	$\begin{array}{c} - \\ 0.49 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \\ 0.47 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \end{array}$	ET _C — —	$\begin{array}{c} - \\ 0.51 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF} \\ 0.53 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF} \end{array}$
Internal clock and CLKOUT cycle time with PLL enabled	T _C	_	$ET_{\mathbb{C}} \times PDF \times \\DF/MF$	_
Internal clock and CLKOUT cycle time with PLL disabled	T _C	_	$2 \times \mathrm{ET}_{\mathrm{C}}$	_
Instruction cycle time	I_{CYC}	_	T _C	

Notes: 1. DF = Division Factor

Ef = External frequency


ET_C = External clock cycle

MF = Multiplication Factor PDF = Predivision Factor

 T_C = internal clock cycle See the **PLL and Clock Generation** section in the *DSP56300 Family Manual* for a detailed discussion of the PLL.

EXTERNAL CLOCK OPERATION

The DSP56303 system clock may be derived from the on–chip crystal oscillator, as shown in **Figure 1** on the cover page, or it may be externally supplied. An externally supplied square wave voltage source should be connected to EXTAL (see **Figure 2-2**), leaving XTAL physically not connected to the board or socket.



Fundamental Frequency Fork Crystal Oscillator


Suggested Component Values:

$$\begin{split} f_{OSC} &= 32.768 \text{ kHz} \\ \text{R1} &= 3.9 \text{ M}\Omega \pm 10\% \\ \text{C} &= 22 \text{ pF} \pm 20\% \\ \text{R2} &= 200 \text{ k}\Omega \pm 10\% \end{split}$$

Calculations were done for a 32.768 kHz crystal with the following parameters:

a load capacitance (C_L) of 12.5 pF, a shunt capacitance (C_0) of 1.8 pF,

a series resistance of 40 k Ω , and a drive level of 1 μ W.



Fundamental Frequency
Crystal Oscillator

Suggested Component Values:

 $f_{OSC} = 4 \text{ MHz}$ $f_{OSC} = 20 \text{ MHz}$ $R = 680 \text{ k}\Omega \pm 10\%$ $R = 680 \text{ k}\Omega \pm 10\%$ $C = 56 \text{ pF} \pm 20\%$ $C = 22 \text{ pF} \pm 20\%$

Calculations were done for a 4/20 MHz crystal with the following parameters:

- a C_I of 30/20 pF,
- a C_0^- of 7/6 pF,
- a series resistance of 100/20 $\Omega,\,\text{and}$
- a drive level of 2 mW.

AA1071

Figure 2-1 Crystal Oscillator Circuits






Figure 2-2 External Clock Timing

Table 2-5 Clock Operation

No.	Characteristics	Symbol	66 N	1Hz	80 N	ИHz	100 MHz	
NO.	Characteristics	Symbol	Min	Max	Min	Max	Min	Max
1	Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 3 ns maximum.	Ef	0	66.0	0	80.0	0	100.0
2	EXTAL input high ^{1, 2} • With PLL disabled (46.7%-53.3% duty cycle ⁶) • With PLL enabled (42.5%-57.5% duty cycle ⁶)	ET _H	7.08 ns 6.44 ns	∞ 157.0 μs	5.84 ns 5.31 ns	∞ 157.0 μs	4.67 ns 4.25 ns	∞ 157.0 μs
3	 EXTAL input low^{1, 2} With PLL disabled (46.7%-53.3% duty cycle⁶) With PLL enabled (42.5%-57.5% duty cycle⁶) 	ET _L	7.08 ns 6.44 ns	∞ 157.0 μs	5.84 ns 5.31 ns	∞ 157.0 μs	4.67 ns 4.25 ns	∞ 157.0 μs

Table 2-5 Clock Operation (Continued)

NI-	Chanadariatian	C	66 M	1Hz	80 M	ИНz	100 N	ИНz
No.	Characteristics	Symbol	Min	Max	Min	Max	Min	Max
4	 EXTAL cycle time² With PLL disabled With PLL enabled 	ET _C	15.15 ns 15.15 ns	∞ 273.1 μs	12.50 ns 12.50 ns	∞ 273.1 μs	10.00 ns 10.0 <mark>0</mark> ns	∞ 273.1 μs
5	CLKOUT change from EXTAL fall with PLL disabled		4.3 ns	11.0 ns	4.3 ns	11.0 ns	4.3 ns	11.0 ns
6	CLKOUT rising edge from EXTAL rising edge with PLL enabled (MF = 1, PDF = 1, Ef > 15 MHz) ^{3,5}		0.0 ns	1.8 ns	0.0 ns	1.8 ns	0.0 ns	1.8 ns
	CLKOUT falling edge from EXTAL rising edge with PLL enabled (MF = 2 or 4, PDF = 1, Ef > 15 MHz) 3,5		0.0 ns	1.8 ns	0.0 ns	1.8 ns	0.0 ns	1.8 ns
	CLKOUT falling edge from EXTAL falling edge with PLL enabled (MF \leq 4, PDF \neq 1, Ef / PDF > 15 MHz) ^{3,5}		0.0 ns	1.8 ns	0.0 ns	1.8 ns	0.0 ns	1.8 ns
7	Instruction cycle time = $I_{CYC} = T_C^{-4}$ (see Table 2-4) (46.7%–53.3% duty cycle) • With PLL disabled • With PLL enabled	I _{CYC}	30.3 ns 15.15 ns	∞ 8.53 μs	25.0 ns 12.50 ns	∞ 8.53 μs	20.0 ns 10.00 ns	∞ 8.53 μs

- Notes: 1. Measured at 50% of the input transition
 - The maximum value for PLL enabled is given for minimum V_{CO} and maximum MF.
 - 3. Periodically sampled and not 100% tested
 - 4. The maximum value for PLL enabled is given for minimum V_{CO} and maximum DF.
 - 5. The skew is not guaranteed for any other MF value.
 - 6. The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.

PHASE LOCK LOOP (PLL) CHARACTERISTICS

Table 2-6 PLL Characteristics

Characteristics	66 N	ИHz	80 N	ИHz	100	MHz	Unit
Characteristics	Min	Max	Min	Max	Min	Max	Unit
V_{CO} frequency when PLL enabled (MF \times E _f \times 2/PDF)	30	132	30	160	30	200	MHz
PLL external capacitor (PCAP pin to V_{CCP}) (C_{PCAP}^{-1})				•		7	
• @ MF ≤ 4	(MF × 425) – 125	(MF × 590) – 175	(MF × 425) – 125	(MF×590) –	$\frac{(\text{MF} \times 425)}{125} -$	(MF × 590) – 175	pF
• @ MF > 4	$MF \times 520$	$MF \times 920$	$MF \times 520$	MF×920	$MF \times 520$	$MF \times 920$	pF

 C_{PCAP} is the value of the PLL capacitor (connected between the PCAP pin and V_{CCP}). The recommended value in pF for C_{PCAP} can be computed from one of the following equations: $(500 \times MF) - 150$, for $MF \le 4$, or Note:

 $690 \times MF$, for MF > 4.



RESET, STOP, MODE SELECT, AND INTERRUPT TIMING

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing⁶

Nia	Chamatawistics	Evenuession	66 N	ИHz	80 N	1Hz	100 N	MHz	Unit
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
8	Delay from RESET assertion to all pins at reset value ³	_	—	26.0	—	26.0		26.0	ns
9	Required RESET duration ⁴ • Power on, external clock generator, PLL disabled	$50 \times \mathrm{ET_C}$	760.0	_	625.0		500.0	_	ns
	Power on, external clock generator, PLL enabled	$1000 \times \mathrm{ET}_\mathrm{C}$	15.2	1	12.5	+	10.0	_	μs
	Power on, internal oscillatorDuring STOP,	$75000 \times ET_{C}$ $75000 \times ET_{C}$	1.14 1.14		1.0 1.0		0.75 0.75	_ _	ms ms
	XTAL disabled (PCTL Bit 16 = 0) During STOP, XTAL enabled	$2.5 \times T_{\rm C}$	38.0	_	31.3	_	25.0	_	ns
	(PCTL Bit 16 = 1)During normal operation	$2.5 \times T_{\rm C}$	38.0	_	31.3	_	25.0	_	ns
10	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) ⁵ • Minimum	66 MHz:							
		$3.25 \times T_{C} + 2.0$ 80 MHz :	51.0	_	_	_	_	_	ns
		$3.25 \times T_{C} + 2.0$ 100 MHz :	_	_	42.6	_		_	ns
	Maximum	$3.25 \times T_C + 2.0$ 66 MHz : $20.25 T_C + 11.0$	_	318.0	_	_ _	34.5	_	ns ns
		80 MHz : 20.25 T _C + 9.95 100 MHz :	_	_	_	263.1	_	_	ns
		20.25 T _C + 7.50		_		_	_	211.5	ns

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing⁶ (Continued)

NI		г.	66 N	ИHz	80 N	1Hz	100 I	MHz	T T •4
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
11	Synchronous reset setup time from RESET deassertion to CLKOUT Transition 1 Minimum Maximum	T_{C}	9.0		7.4	— 12.5	5.9		ns ns
12	Synchronous reset deasserted, delay time from the CLKOUT Transition 1 to the first external address output • Minimum • Maximum	$3.25 \times T_{C} + 1.0$ $20.25 T_{C} + 5.0$	50.0	312.0	41.6		33.5		ns ns
13	Mode select setup time		30.0		30.0	_	30.0	_	ns
14	Mode select hold time		0.0	-	0.0	_	0.0		ns
15	Minimum edge- triggered interrupt request assertion width		10.0	_	8.25	_	6.6	_	ns
16	Minimum edge- triggered interrupt request deassertion width		10.0	_	8.25	_	6.6	_	ns
17	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid Caused by first interrupt instruction fetch Caused by first interrupt instruction execution	$4.25 \times T_{C} + 2.0$ $7.25 \times T_{C} + 2.0$	66.0	_	55.1 92.6	_	44.5 74.5		ns ns

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing⁶ (Continued)

No.	Characteristics	Eumaggion	66 N	ИHz	80 N	1Hz	100 N	MHz	Unit
NO.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Onit
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrimptruction	$10 \times T_C + 5.0$	157.0	_	130.0		105.0	_	ns
19	Delay from address output valid caused by first interrupt instruction execute to	66 MHz ⁸ : $3.75 \times T_C + WS \times T_C - 14$ 80 MHz ⁸ :	_				7		ns
	interrupt request deassertion for level sensitive fast	$3.75 \times T_C + WS \times T_C - 12.4$ 100 MHz ⁸ :		1	V	>			ns
	interrupts ¹	$3.75 \times T_{C} + WS \times T_{C} - 10.94$					_		ns
20	Delay from RD assertion to interrupt request deassertion for level sensitive fast	66 MHz⁸ : $3.25 \times T_C + WS \times T_C - 14$ 80 MHz⁸ :	-						ns
	interrupts ¹	$3.25 \times T_C + WS \times T_C - 12.4$			_				ns
		$ \begin{array}{c} \textbf{100 MHz^8:} \\ \textbf{3.25} \times \textbf{T}_{\text{C}} + \textbf{WS} \times \textbf{T}_{\text{C}} - \\ \textbf{10.94} \end{array} $					_		ns

66 MHz 80 MHz 100 MHz No. **Characteristics Expression** Unit Min Max Min Max Min Max Delay from \overline{WR} assertion to interrupt request deassertion for level sensitive fast interrupts¹ DRAM for all WS 66 MHz⁸: $(WS + 3.5) \times T_C - 14$ ns 80 MHz⁸: $(WS + 3.5) \times T_C - 12.4$ ns 100 MHz⁸: $(WS + 3.5) \times T_C - 10.94$ ns 66 MHz⁸: SRAMWS = 1 $(WS + 3.5) \times T_C - 14$ ns 80 MHz⁸: $(WS + 3.5) \times T_C - 12.4$ ns 100 MHz⁸: $(WS + 3.5) \times T_C - 10.94$ ns 66 MHz⁸: SRAMWS = 2, 3 $(WS + 3) \times T_C - 14$ ns 80 MHz⁸: $(WS + 3) \times T_C - 12.4$ ns 100 MHz⁸: $(WS + 3) \times T_C - 10.94$ ns SRAM WS ≥ 4 66 MHz⁸: $(WS + 2.5) \times T_C - 14$ ns 80 MHz⁸: $(WS + 2.5) \times T_C - 12.4$ ns 100 MHz⁸: $(WS + 2.5) \times T_C - 10.94$ ns Synchronous interrupt $T_{\mathbb{C}}$ 22 9.0 T_{C} 7.4 T_{C} 5.9 ns setup time from IRQA, IRQB, IRQC, IRQD, NMI assertion to the CLKOUT Transition 2

 $\textbf{Table 2-7} \quad \text{Reset, Stop, Mode Select, and Interrupt Timing}^{6} \; (\text{Continued})$

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing⁶ (Continued)

No.	Characteristics	Evnnaggion	66 N	ИНz	80 N	ИHz	100 N	MHz	Unit
NO.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
23	Synchronous interrupt delay time from the CLKOUT Transition 2 to the first external address output valid caused by the first instruction fetch after coming out of Wait Processing state Minimum Maximum	$9.25 \times T_{C} + 1.0$ $24.75 \times T_{C} + 5.0$	141.0		116.6	314.4	93.5	252.5	ns ns
24	Duration for IRQA assertion to recover from Stop state	C	9.0	1	7.4	_	5.9	_	ns
25	Delay from IRQA assertion to fetch of first instruction (when exiting Stop) ^{2, 3} • PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0) • PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1)	PLC × ET _C × PDF + (128 K + PLC/2) × T _C PLC × ET _C × PDF + (23.75 \pm 0.5) × T _C	2.0 352.3 ns	64.1 62.1 ms	1.6 290.6 ns	17.0 15.4 ms	1.3 232.5 ns	13.6 12.3 ms	ms
•	PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay)	$(8.25 \pm 0.5) \times T_{\mathrm{C}}$	117.4	132.6	96.9	109.4	77.5	87.5	ns

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing⁶ (Continued)

NI-	Chamadaidha	E	66 N	ИНz	80 N	ИHz	100 I	MHz	Unit
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
26	Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop) ^{2, 3} • PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0) • PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1) • PLL is active during Stop (PCTL Bit 17 = 1) (implies no Stop delay)	$PLC \times ET_{C} \times PDF + (128K - PLC/2) \times T_{C}$ $PLC \times ET_{C} \times PDF + (20.5 \pm 0.5) \times T_{C}$ $5.5 \times T_{C}$	64.1 62.1	_	17.0 15.4 68.8	_	13.6 12.3	_	ms ms
27	Interrupt Requests Rate • HI08, ESSI, SCI, Timer • DMA • IRQ, NMI (edge trigger) • IRQ, NMI (level trigger)	12T _C 8T _C 8T _C 12T _C		181.8 121.2 121.2 181.8	_ _ _ _	150.0 100.0 100.0 150.0	_ _ _ _	120.0 80.0 80.0 120.0	ns ns ns
28	DMA Requests Rate Data read from H108, ESSI, SCI Data write to H108, ESSI, SCI Timer IRQ, NMI (edge trigger)	$6\mathrm{T_C}$ $7\mathrm{T_C}$ $2\mathrm{T_C}$ $3\mathrm{T_C}$	_ _ _ _	90.9 106.1 30.3 45.5	_ _ _ _	75.0 87.5 25.0 37.5	_ _ _ _	60.0 70.0 20.0 30.0	ns ns ns

Reset, Stop, Mode Select, and Interrupt Timing

			C
Tabla 9-7	Rosat Ston Mode Se	alact and Interrunt	t Timing ⁶ (Continued)
Table 2-1	Treset, Stop, Midde St	siect, and interrupt	LIMMING (COMMINGEN)

No.	Characteristics	Expression	66 N	66 MHz		80 MHz		100 MHz	
NO.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
29	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid	$4.25 \times T_C + 2.0$	66.0	_	55.1	-	44.0	_	ns

Notes: 1. When using fast interrupts and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.

2. This timing depends on several settings:

For PLL disable, using internal oscillator (PLL Control Register (PCTL) Bit 16 = 0) and oscillator disabled during Stop (PCTL Bit 17 = 0), a stabilization delay is required to assure the oscillator is stable before executing programs. In that case, resetting the Stop delay (OMR Bit 6 = 0) will provide the proper delay. While it is possible to set OMR Bit 6 = 1, it is not recommended and these specifications do not guarantee timings for that case.

For PLL disable, using internal oscillator (PCTL Bit 16 = 0) and oscillator enabled during Stop (PCTL Bit 17=1), no stabilization delay is required and recovery time will be minimal (OMR Bit 6 setting is ignored).

For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time will be defined by the PCTL Bit 17 and OMR Bit 6 settings.

For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in parallel with the stop delay counter, and stop recovery will end when the last of these two events occurs. The stop delay counter completes count or PLL lock procedure completion.

PLC value for PLL disable is 0.

The maximum value for ET_C is 4096 (maximum MF) divided by the desired internal frequency (i.e., for 66 MHz it is $^{4096/66}$ MHz = 62 μ s). During the stabilization period, 7 C, 7 H, and 7 L will not be constant, and their width may vary, so timing may vary as well.

3. Periodically sampled and not 100% tested

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing⁶ (Continued)

No.		Emmossion	66 I	66 MHz		80 MHz		100 MHz		
	NO.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit

4. For an external clock generator, \overline{RESET} duration is measured during the time in which \overline{RESET} is asserted, V_{CC} is valid, and the EXTAL input is active and valid.

For internal oscillator, \overline{RESET} duration is measured during the time in which \overline{RESET} is asserted and V_{CC} is valid. The specified timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the crystal and other components connected to the oscillator and reflects worst case conditions.

When the V_{CC} is valid, but the other "required \overline{RESET} duration" conditions (as specified above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration.

- 5. If PLL does not lose lock
- 6. $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $T_{J} = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, $C_{L} = 50 \text{ pF} + 2 \text{ TTL Loads}$
- 7. WS = number of wait states (measured in clock cycles, number of T_C)
- 8. Use expression to compute maximum value.




Figure 2-4 Synchronous Reset Timing

Reset, Stop, Mode Select, and Interrupt Timing




Figure 2-6 External Interrupt Timing (Negative Edge-Triggered)




Figure 2-7 Synchronous Interrupt from Wait State Timing




Figure 2-8 Operating Mode Select Timing




Figure 2-9 Recovery from Stop State Using IRQA

Reset, Stop, Mode Select, and Interrupt Timing




Figure 2-10 Recovery from Stop State Using IRQA Interrupt Service




Figure 2-11 External Memory Access (DMA Source) Timing

EXTERNAL MEMORY EXPANSION PORT (PORT A)

SRAM Timing

 Table 2-8
 SRAM Read and Write Accesses

No.	Characteristics	Symbol	E1	66 N	ИHz	80 N	//Hz	100 N	MHz	Unit
INU.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Min	Max	Omt
100	Address valid and AA assertion	t _{RC} , t _{WC}	$(WS + 1) \times T_C - 4.0$ $[1 \le WS \le 3]$	26.3	_	21.0	7	16.0	_	ns
	pulse width		$(WS + 2) \times T_C - 4.0$	86.9	—	71.0	-	56.0	_	ns
			$ [4 \le WS \le 7] $ $ (WS + 3) \times T_C - 4.0 $ $ [WS \ge 8] $	162.7	-	133.5	_	106.0	_	ns
101	Address and AA valid to WR assertion	t _{AS}	66 MHz: $0.25 \times T_C - 3.7$ [WS = 1]	0.1		_	_	_	_	ns
			80 MHz: $0.25 \times T_{C} - 3.0$ [WS = 1]		_	0.1	_	_	_	ns
			100 MHz: $0.25 \times T_{C} - 2.4$ [WS = 1]	_	_	_	_	0.1	_	ns
			All frequencies: $0.75 \times T_C - 4.0$ $[2 \le WS \le 3]$	7.4	_	5.4	_	3.5	_	ns
			$1.25 \times T_{\rm C} - 4.0$ $[WS \ge 4]$	14.9	_	11.6	_	8.5	_	ns
102	WR assertion pulse width	t _{WP}	$1.5 \times T_{C} - 4.5$ [WS = 1]	18.2	_	14.3	_	10.5	_	ns
	pulse width		$WS \times T_C - 4.0$	26.3	_	21.0	_	16.0	_	ns
•			$ [2 \leq WS \leq 3] \\ (WS - 0.5) \times T_C - 4.0 \\ [WS \geq 4] $	49.0	_	39.8	_	31.0		ns

 Table 2-8
 SRAM Read and Write Accesses (Continued)

NT		Characteristics Symbol Expression ¹		66 N	ИHz	80 MHz		100 MHz		Unit
No.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Min	Max	Unit
103	WR deassertion to address not valid	t _{WR}	66 MHz: $0.25 \times T_C - 3.8$ $[1 \le WS \le 3]$	0.1	_	_	_	_	_	ns
			80 MHz: $0.25 \times T_C - 3.0$ $[1 \le WS \le 3]$ 100 MHz:	_	_	0.1	-/		-	ns
			$0.25 \times T_C - 2.4$ $[1 \le WS \le 3]$ All frequencies:	_	_		01	0.1	_	ns
			1.25 \times T _C - 4.0 [4 \leq WS \leq 7]	14.9	1	11.6		8.5	_	ns
			$2.25 \times T_{C} - 4.0$ [WS ≥ 8]	30.1	-	24.1	_	18.5	_	ns
104	Address and AA valid to input data valid	t_{AA} , t_{AC}	66 MHz: $(WS + 0.75) \times T_C - 11.0$ $[WS \ge 1]$ 80 MHz:		15.5	_	_	_	_	ns
			(WS + 0.75) \times T _C - 9.5 [WS \ge 1] 100 MHz:		_	_	12.4	_	_	ns
			$(WS + 0.75) \times T_C - 8.0$ $[WS \ge 1]$	_	_	-	-	_	9.5	ns
	RD assertion to input data valid	t _{OE}	66 MHz: (WS $+$ 0.25) \times T _C $-$ 11.0 [WS \geq 1]	_	7.9	_	_	_	_	ns
		No.	80 MHz: (WS + 0.25) \times T _C - 9.5 [WS \geq 1] 100 MHz:	_	_	_	6.1	_	_	ns
		7	$(WS + 0.25) \times T_C - 8.0$ $[WS \ge 1]$	_	_	_	_	_	4.5	ns
106	RD deassertion to data not valid (data hold time)	t _{OHZ}		0.0	_	0.0	_	0.0	_	ns
107	Address valid to WR deassertion	t _{AW}	$\begin{aligned} &(WS+0.75)\times T_C-4.0\\ &[WS\geq 1] \end{aligned}$	22.5	_	17.9	_	13.5	_	ns

 Table 2-8
 SRAM Read and Write Accesses (Continued)

N.T.		G 1.1	1	66 MHz		80 N	ИHz	100 I	MHz	Unit
No.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Min	Max	Unit
108	Data valid to WR deassertion (data setup time)	$t_{\rm DS} (t_{\rm DW})$	66 MHz: $(WS - 0.25) \times T_C - 3.9$ $[WS \ge 1]$ 80 MHz:	7.5	_	_	_	_	_	ns
			$(WS - 0.25) \times T_C - 3.3$ $[WS \ge 1]$ 100 MHz :	_	_	6.1			_	ns
			$(WS - 0.25) \times T_C - 2.75$ $[WS \ge 1]$	_	_	•		4.8	_	ns
109	Data hold time from WR deassertion	t _{DH}	66 MHz: $0.25 \times T_C - 3.7$ $[1 \le WS \le 3]$	0.1	-			<u> </u>	_	ns
			80 MHz: $0.25 \times T_C - 3.0$ $[1 \le WS \le 3]$ 100 MHz:			0.1	_	_		ns
			$0.25 \times T_C - 2.4$ $[1 \le WS \le 3]$ All frequencies:		<u>,</u> —	_	_	0.1	_	ns
			$1.25 \times T_C - 3.8$ $[4 \le WS \le 7]$	15.2 30.4	_	11.8 24.3	_	8.7 18.7	_	ns
			$\begin{bmatrix} 2.25 \times T_{\rm C} - 3.8 \\ [\text{WS} \ge 8] \end{bmatrix}$	30.4		24.3		10.7	_	ns
110	WR assertion to data active		$0.75 \times T_{C} - 3.7$ [WS = 1]	7.7	_	5.7	_	3.8	_	ns
			$ 0.25 \times \frac{\mathbf{T}_{\mathrm{C}} - 3.7}{[2 \le \mathrm{WS} \le 3]} $	0.1	_	-0.6	_	-1.2	_	ns
			$-0.25 \times T_{C} - 3.7$ [WS ≥ 4]	-7.5	_	-6.8	_	-6.2	_	ns
111	WR deassertion to data high	7	$0.25 \times T_{C} + 0.2$ [1 \le WS \le 3]	_	4.0	_	3.3	_	2.7	ns
	impedance		$1.25 \times T_{C} + 0.2$ [4 \le WS \le 7]	_	19.1	_	15.8	_	12.7	ns
			$ 2.25 \times T_C + 0.2 $ $ [WS \ge 8] $		34.3		28.3		22.7	ns
112	Previous RD deassertion to		$\begin{array}{c} 1.25 \times T_C - 4.0 \\ [1 \leq WS \leq 3] \end{array}$	14.9	_	11.6	_	8.5		ns
	data active (write)		$2.25 \times T_{C} - 4.0$ [4 \le WS \le 7]	30.1	_	24.1	_	18.5	_	ns
			$3.25 \times T_C - 4.0$ [WS \ge 8]	45.2	_	36.6	_	28.5		ns

 Table 2-8
 SRAM Read and Write Accesses (Continued)

NI-	Chamadadada	C	1	66 N	ИHz	80 MHz		100 MHz		T 124
No.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Min	Max	Unit
113	RD deassertion time		$\begin{array}{l} 0.75 \times T_C - 4.0 \\ [1 \leq WS \leq 3] \\ 1.75 \times T_C - 4.0 \end{array}$	7.4 22.5		5.4 17.9		3.5 13 <mark>.5</mark>	_	ns ns
			$[4 \le WS \le 7]$ $[2.75 \times T_C - 4.0]$ $[WS \ge 8]$	37.7	_	30.4		23.5	_	ns
114	WR deassertion time		$0.5 \times T_C - 3.5$ [WS = 1]	4.1		2.8		1.5	<u>/_</u>	ns
			$\begin{aligned} &T_{C} - 3.5 \\ &[2 \le WS \le 3] \\ &2.5 \times T_{C} - 3.5 \end{aligned}$	11.7 34.4		9.0		6.5 21.5	_	ns ns
			$ [4 \le WS \le 7] $ $3.5 \times T_C - 3.5 $ $[WS \ge 8] $	49.5	1	40.3	_	31.5	_	ns
115	Address valid to RD assertion		$0.5 \times T_C - 4$	3.5		2.3	_	1.0	_	ns
116	RD assertion pulse width		$(WS + 0.25) \times T_C - 3.8$	15,1		11.8		8.7	_	ns
117	RD deassertion to address not valid		$0.25 \times T_C - 3.0$ $[1 \le WS \le 3]$	0.7		0.1		0.0	_	ns
			$ \begin{array}{c} 1.25 \times T_{C} - 3.0 \\ [4 \le WS \le 7] \end{array} $	15.9	_	12.6	_	9.5	_	ns
			$ \begin{bmatrix} 2.25 \times T_{C} - 3.0 \\ [WS \ge 8] \end{bmatrix} $	31.0		25.1		19.5		ns

Notes: 1. WS is the number of wait states specified in the BCR.

^{2.} $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $T_{J} = -40 ^{\circ}\text{C}$ to $+100 ^{\circ}\text{C}$, $C_{L} = 50 \text{ pF} + 2 \text{ TTL Loads}$





Figure 2-12 SRAM Read Access



DRAM Timing

The selection guides provided in **Figure 2-14** and **Figure 2-17** on page 2-37 should be used for primary selection only. Final selection should be based on the timing provided in the following tables. As an example, the selection guide suggests that 4 wait states must be used for 100 MHz operation when using Page Mode DRAM. However, by using the information in the appropriate table, a designer may choose to evaluate whether fewer wait states might be used by determining which timing prevents operation at 100 MHz, running the chip at a slightly lower frequency (e.g., 95 MHz), using faster DRAM (if it becomes available), and control factors such as capacitive and resistive load to improve overall system performance.




Figure 2-14 DRAM Page Mode Wait States Selection Guide

 $\textbf{Table 2-9} \quad \text{DRAM Page Mode Timings, One Wait State (Low-Power Applications)}^{1,\;2,\;3}$

No	Characteristics	Cymbol	Eunnession	20 MHz ⁶		30 M	IHz ⁶	Unit
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$1.25 \times T_{\rm C}$	62.5	_	41.7	_	ns
132	CAS assertion to data valid (read)	t _{CAC}	$T_{\rm C} - 7.5$	_	42.5		25.8	ns
133	Column address valid to data valid (read)	t _{AA}	$1.5 \times T_{\rm C} - 7.5$	_	67.5		42.5	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0		0.0	_	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$0.75 \times T_C - 4.0$	33.5	-	21.0	_	ns
136	$\frac{\text{Previous }\overline{\text{CAS}} \text{ deassertion to}}{\overline{\text{RAS}} \text{ deassertion}}$	t _{RHCP}	$2 \times T_{\rm C} - 4.0$	96.0		62.7	_	ns
137	CAS assertion pulse width	t _{CAS}	$0.75 \times T_{\rm C} - 4.0$	33.5	_	21.0	_	ns
138	$\begin{array}{c c} \underline{Last} \ \overline{CAS} \ deassertion \ to \\ \overline{RAS} \ deassertion^4 \\ \bullet \ BRW[1:0] = 00 \\ \bullet \ BRW[1:0] = 01 \\ \bullet \ BRW[1:0] = 10 \\ \bullet \ BRW[1:0] = 11 \end{array}$	t _{CRP}		81.5 156.5 206.5 306.5	_ _ _ _	52.3 102.2 135.5 202.1	_ _ _ _	ns ns ns ns
139	CAS deassertion pulse width	t _{CP}	$0.5 \times T_{\mathrm{C}} - 4.0$	21.0	_	12.7	_	ns
140	Column address valid to CAS assertion	tASC	$0.5 \times T_{C} - 4.0$	21.0	_	12.7	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$0.75 \times T_{\rm C} - 4.0$	33.5	_	21.0	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$2 \times T_{\rm C} - 4.0$	96.0	_	62.7	_	ns
143	WR deassertion to CAS assertion	t _{RCS}	$0.75 \times T_{\rm C} - 3.8$	33.7	_	21.2	_	ns
144	CAS deassertion to WR assertion	t _{RCH}	$0.25 \times T_{\rm C} - 3.7$	8.8	_	4.6	_	ns
145	CAS assertion to WR deassertion	t _{WCH}	$0.5 \times T_{C} - 4.2$	20.8	_	12.5	_	ns
146	WR assertion pulse width	t _{WP}	$1.5 \times T_C - 4.5$	70.5	_	45.5	_	ns
147	Last $\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RWL}	$1.75 \times T_C - 4.3$	83.2	_	54.0	_	ns

 Table 2-9
 DRAM Page Mode Timings, One Wait State (Low-Power Applications)

No.	Characteristics	Symbol	Expression	20 M	Hz ⁶	30 M	Hz ⁶	Unit
140.	Characteristics	Symbol	LAPICSSION	Min	Max	Min	Max	Ome
148	WR assertion to CAS deassertion	t _{CWL}	$1.75 \times T_C - 4.3$	83.2	_	54.0	_	ns
149	Data valid to CAS assertion (Write)	t _{DS}	$0.25 \times T_C - 4.0$	8.5		4.3	1	ns
150	CAS assertion to data not valid (write)	t _{DH}	$0.75 \times T_C - 4.0$	33.5	_	21.0		ns
151	\overline{WR} assertion to \overline{CAS} assertion	t _{WCS}	$T_C - 4.3$	45.7		29.0	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$1.5 \times T_{\rm C} - 4.0$	71.0		46.0		ns
153	RD assertion to data valid	t_{GA}	$T_{\rm C} - 7.5$	_	42.5	_	25.8	ns
154	$\overline{ m RD}$ deassertion to data not valid 5	t _{GZ}		0.0	_	0.0	_	ns
155	WR assertion to data active		$0.75 \times T_{\rm C} - 0.3$	37.2		24.7		ns
156	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	12.5	_	8.3	ns

Notes:

- 1. The number of wait states for Page mode access is specified in the DCR.
- 2. The refresh period is spec<mark>ified in the DCR.</mark>
- 3. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $2 \times T_{C}$ for read-after-read or write-after-write sequences).
- 4. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
- 5. $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{CZ}.
- Reduced DSP clock speed allows use of Page Mode DRAM with one Wait state (see Figure 2-14).



 Table 2-10
 DRAM Page Mode Timings, Two Wait States^{1, 2, 3, 7}

N.		G 1 1		66 N	ИHz	80 N	Unit	
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$2.75 \times T_{C}$	41.7	_	34.4	_	ns
132	CAS assertion to data valid (read)	t _{CAC}	$\begin{array}{c} \textbf{66 MHz:} \\ \textbf{1.5} \times \textbf{T}_{\text{C}} - 7.5 \\ \textbf{80 MHz:} \\ \textbf{1.5} \times \textbf{T}_{\text{C}} - 6.5 \end{array}$	_	15.2			ns ns
133	Column address valid to data valid (read)	t _{AA}	66 MHz : $2.5 \times T_C - 7.5$ 80 MHz : $2.5 \times T_C - 6.5$		30.4		24.8	ns ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0		0.0	_	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$1.75 \times T_{C} - 4.0$	22.5	_	17.9	_	ns
136		t _{RHCP}	$3.25 \times T_{C} - 4.0$	45.2	_	36.6	_	ns
137	CAS assertion pulse width	t_{CAS}	$1.5 \times T_{\rm C} - 4.0$	18.7	_	14.8	_	ns
138	Last CAS deassertion to RAS deassertion ⁵ BRW[1:0] = 00 BRW[1:0] = 01 BRW[1:0] = 10 BRW[1:0] = 11	t _{CRP}	$\begin{array}{c} 2.0\times T_{C}-6.0\\ 3.5\times T_{C}-6.0\\ 4.5\times T_{C}-6.0\\ 6.5\times T_{C}-6.0\\ \end{array}$	24.4 47.2 62.4 92.8	_ _ _ _	19.0 37.8 50.3 75.3	_ _ _ _	ns ns ns
139	CAS deassertion pulse width	t _{CP}	$1.25 \times T_{\rm C} - 4.0$	14.9	_	11.6	_	ns
140	Column address valid to CAS assertion	t _{ASC}	$T_C - 4.0$	11.2	_	8.5	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$1.75 \times T_{C} - 4.0$	22.5	_	17.9	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$3 \times T_{\text{C}} - 4.0$	41.5	_	33.5	_	ns
143	WR deassertion to CAS assertion	t _{RCS}	$1.25 \times T_C - 3.8$	15.1	_	11.8	_	ns
144	CAS deassertion to WR assertion	t _{RCH}	$0.5 \times T_{\rm C} - 3.7$	3.9	_	2.6	_	ns
145	CAS assertion to WR deassertion	t _{WCH}	$1.5 \times T_{\rm C} - 4.2$	18.5	_	14.6	_	ns
146	WR assertion pulse width	t _{WP}	$2.5 \times T_{\rm C} - 4.5$	33.4		26.8	_	ns

Table 2-10 DRAM Page Mode Timings, Two Wait States^{1, 2, 3, 7} (Continued)

NI -	Characteristics	C	F	66 N	ИHz	80 N	ИHz	T.I *4
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
147	Last $\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	t_{RWL}	$2.75 \times T_C - 4.3$	37.4	—	30.1	_	ns
148	WR assertion to CAS deassertion	t _{CWL}	$2.5 \times T_{\rm C} - 4.3$	33.6	_	27.0	_	ns
149	Data valid to CAS assertion (write)	t _{DS}	$\begin{array}{l} \textbf{66 MHz:} \\ 0.25 \times T_{C} - 3.7 \\ \textbf{80 MHz:} \\ 0.25 \times T_{C} - 3.0 \end{array}$	0.1		0.1	_	ns ns
150	CAS assertion to data not valid (write)	t _{DH}	$1.75 \times T_{C} - 4.0$	22.5	-	17.9	_	ns
151	WR assertion to CAS assertion	t _{WCS}	$T_C - 4.3$	10.9		8.2	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$2.5 \times T_C - 4.0$	33.9	_	27.3	_	ns
153	RD assertion to data valid	t _{GA}	66 MHz: 1.75 × T _C – 7.5 80 MHz: 1.75 × T _C – 6.5	_	19.0	_	 15.4	ns ns
154	\overline{RD} deassertion to data not valid ⁶	t _{GZ}		0.0	1	0.0		ns
155	WR assertion to data active		$0.75 \times T_{\rm C} - 0.3$	11.1		9.1	_	ns
156	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	3.8	_	3.1	ns

Notes: 1.

- The number of wait states for Page mode access is specified in the DCR.
- The refresh period is specified in the DCR.
 The asynchronous delays specified in the expressions are valid for DSP56303.
- 4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $3 \times T_{C}$ for read-after-read or write-after-write sequences).
- 5. BRW[1:0] (DRAM Control Register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
- 6. $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not
- 7. There are not any fast enough DRAMs to fit to two wait states Page mode @ 100MHz (see Figure 2-14)

 $\textbf{Table 2-11} \quad \text{DRAM Page Mode Timings, Three Wait States}^{1,\ 2,\ 3}$

NT.	Ol	G 1.1	г.	66 N	ИНz	80 N	ИHz	100 l	MHz	T T .4
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$3.5 \times T_{\rm C}$	53.0	_	43.8	_	35.0	_	ns
132	CAS assertion to data valid (read)	t _{CAC}	66 MHz: 2 × T _C - 7.5 80 MHz:	_	22.8	_	_	1	_	ns
			$2 \times T_{C} - 6.5$ 100 MHz : $2 \times T_{C} - 5.7$		_		18.5	_	14.3	ns ns
133	Column address valid to data valid (read)	t _{AA}	66 MHz : 3 × T _C – 7.5 80 MHz :	_	37.9	-	—	_	_	ns
			$3 \times T_{C} - 6.5$ 100 MHz : $3 \times T_{C} - 5.7$	<u></u>			31.0	_	24.3	ns ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0		0.0		ns
135	Last $\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	$2.5 \times T_{\rm C} - 4.0$	33.9	_	27.3	_	21.0		ns
136	$\frac{\text{Prev}}{\text{RAS}} \text{ deassertion to}$ RAS deassertion	t _{RHCP}	$4.5 \times T_{\rm C} - 4.0$	64.2	_	52.3	_	41.0		ns
137	CAS assertion pulse width	t _{CAS}	$2 \times T_{\rm C} - 4.0$	26.3		21.0	_	16.0	_	ns
138	Last CAS deassertion to RAS deassertion ⁵	t _{CRP}								
	• BRW[1:0] = 00)	$2.25 \times T_{C} - 6.0$	28.2		22.2	_	16.5	_	ns
	• BRW[1:0] = 01 • BRW[1:0] = 10		$\begin{array}{c} 3.75 \times T_{C} - 6.0 \\ 4.75 \times T_{C} - 6.0 \end{array}$	51.0 66.2	_	40.9 53.4		31.5 41.5		ns ns
	• BRW[1:0] = 11		$6.75 \times T_{\rm C} - 6.0$	96.6		78.4	_	61.5		ns
139	CAS deassertion pulse width	t_{CP}	$1.5 \times T_C - 4.0$	18.7		14.8	_	11.0	_	ns
140	Column address valid to CAS assertion	t _{ASC}	$T_C - 4.0$	11.2	_	8.5		6.0		ns
141	CAS assertion to column address not valid	t _{CAH}	$2.5 \times T_{\rm C} - 4.0$	33.9	_	27.3	_	21.0	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$4 \times T_{\rm C} - 4.0$	56.6	_	46.0	_	36.0	_	ns
143	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$1.25 \times T_{\text{C}} - 3.8$	15.1	_	11.8	_	8.7	_	ns
144	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t _{RCH}	$0.75 \times T_{C} - 3.7$	7.7	_	5.7	_	3.8	_	ns

 Table 2-11
 DRAM Page Mode Timings, Three Wait States^{1, 2, 3} (Continued)

No.	Characteristics	Cromb al	Europaian	66 N	ИHz	80 N	ИHz	100 I	МНz	Unit
NO.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Onit
145	CAS assertion to WR deassertion	t _{WCH}	$2.25 \times T_{\text{C}} - 4.2$	29.9	_	23.9	_	18.3		ns
146	WR assertion pulse width	t_{WP}	$3.5 \times T_C - 4.5$	48.5	_	39.3		3 <mark>0.5</mark>		ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t_{RWL}	$3.75 \times T_{C} - 4.3$	52.5	_	42.6	4	33.2		ns
148	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t_{CWL}	$3.25 \times T_{C} - 4.3$	44.9	_	36.3	7	28.2		ns
149	Data valid to CAS assertion (write)	t_{DS}	$0.5 \times T_{\rm C} - 4.0$	3.6	_	2.3		1.0		ns
150	CAS assertion to data not valid (write)	t _{DH}	$2.5 \times T_{\rm C} - 4.0$	33.9	Y	27.3	_	21.0		ns
151	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$1.25 \times T_C - 4.3$	14.6	_,	11.3	_	8.2	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$3.5 \times T_{\rm C} - 4.0$	49.0	_	39.8	_	31.0		ns
153	RD assertion to data valid	t _{GA}	66 MHz: 2.5 × T _C – 7.5 80 MHz:	_	30.4	_	_	_		ns
			$\frac{2.5 \times T_{C} - 6.5}{100 \text{ MHz}}$:		_	_	24.8	_	_	ns
			$\frac{2.5}{2.5} \times T_{\rm C} - 5.7$		_		_		19.3	ns
154	RD deassertion to data not valid ⁶	t _{GZ}	· ·	0.0	_	0.0	_	0.0	_	ns
155	WR assertion to data active		$0.75 \times T_C - 0.3$	11.1		9.1		7.2		ns
156	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$		3.8	_	3.1		2.5	ns

Notes: 1. The number of wait states for Page mode access is specified in the DCR.

- The refresh period is specified in the DCR.
 The asynchronous delays specified in the expressions are valid for DSP56303.
 All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $4 \times T_C$ for read-after-read or write-after-write sequences).
- 5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of page-access.
- 6. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not

 $\textbf{Table 2-12} \quad \text{DRAM Page Mode Timings, Four Wait States}^{1,\ 2,\ 3}$

	a			66 N	ИНz	80 MHz		100	MHz	
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$4.5 \times T_{C}$	68.2	_	56.3	_	45.0	_	ns
132	CAS assertion to data valid (read)	t _{CAC}	66 MHz: 2.75 × T _C - 7.5 80 MHz:	_	34.2	_	_	1	_	ns
			$ \begin{array}{c} 2.75 \times T_C - 6.5 \\ \textbf{100 MHz} : \\ 2.75 \times T_C - 5.7 \end{array} $	_	_		27.9	-	21.8	ns ns
133	Column address valid to data valid (read)	t _{AA}	66 MHz : 3.75 × T _C – 7.5 80 MHz :	_	49.3	_		_	_	ns
			$3.75 \times T_{C} - 6.5$ 100 MHz :	<u> </u>	V		40.4	_	21.0	ns
104	CAS descent at 1 to 1		$3.75 \times T_{\rm C} - 5.7$	-					31.8	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0	_	0.0		ns
135	Last $\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	$3.5 \times T_{\rm C} - 4.0$	49.0	_	39.8	_	31.0	_	ns
136		t _{RHCP}	$6 \times T_C - 4.0$	86.9	_	71.0	_	56.0	_	ns
137	CAS assertion pulse width	t _{CAS}	$2.5 \times T_{\rm C} - 4.0$	33.9	_	27.3		21.0	_	ns
138	Last CAS deassertion to RAS deassertion ⁵ BRW[1:0] = 00 BRW[1:0] = 01 BRW[1:0] = 10 BRW[1:0] = 11	t _{CRP}	$2.75 \times T_{C} - 6.0 \\ 4.25 \times T_{C} - 6.0 \\ 5.25 \times T_{C} - 6.0 \\ 6.25 \times T_{C} - 6.0$	35.8 58.6 73.8 89.0		28.4 47.2 59.7 72.2		21.5 36.5 46.5 56.5		ns ns ns ns
139	CAS deassertion pulse width	t _{CP}	$2 \times T_{\rm C} - 4.0$	26.3	_	21.0	_	16.0	_	ns
140	Column address valid to CAS assertion	t _{ASC}	$T_{\rm C} - 4.0$	11.2	_	8.5	_	6.0	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$3.5 \times T_C - 4.0$	49.0	_	39.8	_	31.0	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$5 \times T_{\rm C} - 4.0$	71.8	_	58.5	_	46.0	_	ns
143	WR deassertion to CAS assertion	t _{RCS}	$1.25 \times T_{\rm C} - 3.8$	15.1	_	11.8	_	8.7		ns
144	CAS deassertion to WR assertion	t _{RCH}	$1.25 \times T_{\rm C} - 3.7$	15.2	_	11.9	_	8.8	_	ns

Table 2-12 DRAM Page Mode Timings, Four Wait States^{1, 2, 3} (Continued)

NI-	Characteristics	Symbol Expression 6	66 MHz		80 MHz		100	MHz	T 124	
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
145	CAS assertion to WR deassertion	t _{WCH}	$3.25 \times T_{\rm C} - 4.2$	45.0	_	36.4	_	28.3	_	ns
146	WR assertion pulse width	t _{WP}	$4.5 \times T_{\rm C} - 4.5$	63.7	_	51.8		40. <mark>5</mark>	_	ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$4.75 \times T_{\rm C} - 4.3$	67.7		55.1	٧ (43.2	1	ns
148	$\overline{ m WR}$ assertion to $\overline{ m CAS}$ deassertion	t_{CWL}	$3.75 \times T_{\rm C} - 4.3$	52.5	_	42.6	K	33.2		ns
149	Data valid to CAS assertion (write)	t _{DS}	$0.5 \times T_C - 4.0$	3.6	_	2.3		1.0	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$3.5 \times T_C - 4.0$	49.0	1	39.8	_	31.0	_	ns
151	\overline{WR} assertion to \overline{CAS} assertion	t _{WCS}	$1.25 \times T_{\rm C} - 4.3$	14.6		11.3	_	8.2	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$4.5 \times T_{\rm C} - 4.0$	64.2	_	52.3	_	41.0	_	ns
153	RD assertion to data valid	t _{GA}	66 MHz: 3.25 × T _C – 7.5 80 MHz:	_	41.7					ns
	•		$3.25 \times T_{\rm C} - 6.5$ 100 MHz :	_		_	34.1	_	_	ns
			$3.25 \times T_{\rm C} - 5.7$	_	_	_	_	_	26.8	ns
154	RD deassertion to data not valid ⁶	t _G Z		0.0	_	0.0		0.0	_	ns
155	WR assertion to data active		$0.75 \times T_{C} - 0.3$	11.1		9.1		7.2		ns
156	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	3.8	_	3.1	_	2.5	ns

Notes: 1. The number of wait states for Page mode access is specified in the DCR.

- 2. The refresh period is specified in the DCR.
- 3. The asynchronous delays specified in the expressions are valid for DSP56303.
- 4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $3 \times T_{C}$ for read-after-read or write-after-write sequences).
- 5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
- 6. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .




Figure 2-15 DRAM Page Mode Write Accesses




Figure 2-16 DRAM Page Mode Read Accesses




Figure 2-17 DRAM Out-of-Page Wait States Selection Guide

Table 2-13 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2}

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
				Min	Max	Min	Max	- Cint
157	Random read or write cycle time	t _{RC}	$5 \times T_{\rm C}$	250.0		166.7		ns
158	RAS assertion to data valid (read)	t _{RAC}	$2.75 \times T_{\rm C} - 7.5$	_	130.0	_	84.2	ns
159	CAS assertion to data valid (read)	t _{CAC}	$1.25 \times T_C - 7.5$	_	55.0	_	34.2	ns
160	Column address valid to data valid (read)	t _{AA}	$1.5 \times T_{\rm C} - 7.5$	_	67.5	_	42.5	ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0	_	ns

Table 2-13 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2} (Continued)

No.	Characteristics ³	Symbol	Expression	20 N	1Hz ⁴	30 N	Unit	
INO.				Min	Max	Min	Max	Unit
162	\overline{RAS} deassertion to \overline{RAS} assertion	t _{RP}	$1.75 \times T_C - 4.0$	83.5	_	54.3	_	ns
163	RAS assertion pulse width	t _{RAS}	$3.25 \times T_C - 4.0$	158.5	_	104.3	1	ns
164	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	$1.75 \times T_{C} - 4.0$	83.5	_	54.3		ns
165	RAS assertion to CAS deassertion	t _{CSH}	$2.75 \times T_C - 4.0$	133.5	-	87.7) –	ns
166	CAS assertion pulse width	t _{CAS}	$1.25 \times T_{C} - 4.0$	58.5		37.7	_	ns
167	RAS assertion to CAS assertion	t_{RCD}	$1.5 \times T_{\rm C} \pm 2$	73.0	77.0	48.0	52.0	ns
168	RAS assertion to column address valid	t_{RAD}	$1.25 \times T_C \pm 2$	60.5	64.5	39.7	43.7	ns
169	$\overline{\text{CAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t _{CRP}	$2.25 \times T_{\rm C} - 4.0$	108.5	_	71.0	_	ns
170	CAS deassertion pulse width	t _{CP}	$1.75 \times T_{\rm C} - 4.0$	83.5	_	54.3	_	ns
171	Row address valid to RAS assertion	t _{ASR}	$1.75 \times T_C - 4.0$	83.5	_	54.3	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.25 \times T_C - 4.0$	58.5	_	37.7	_	ns
173	Column address valid to CAS assertion	t _{ASC}	$0.25 \times T_C - 4.0$	8.5	_	4.3	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$1.75 \times T_C - 4.0$	83.5	_	54.3	_	ns
175	RAS assertion to column address not valid	t _{AR}	$3.25 \times T_{\text{C}} - 4.0$	158.5	_	104.3	_	ns
176	Column address valid to RAS deassertion	t_{RAL}	$2 \times T_{\rm C} - 4.0$	96.0	_	62.7	_	ns
177	WR deassertion to CAS assertion	t _{RCS}	$1.5 \times T_C - 3.8$	71.2	_	46.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t_{RCH}	$0.75 \times T_{C} - 3.7$	33.8	_	21.3	_	ns
179	\overline{RAS} deassertion to \overline{WR} assertion	t _{RRH}	$0.25 \times T_{\text{C}} - 3.7$	8.8	_	4.6	_	ns

 Table 2-13
 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2} (Continued)

No.	Characteristics ³	Symbol	Expression	20 N	1Hz ⁴	30 M	Unit	
110.			Lapression	Min	Max	Min	Max	Omt
180	CAS assertion to WR deassertion	t _{WCH}	$1.5 \times T_C - 4.2$	70.8	_	45.8	_	ns
181	\overline{RAS} assertion to \overline{WR} deassertion	t _{WCR}	$3 \times T_C - 4.2$	145.8	_	95.8		ns
182	WR assertion pulse width	t_{WP}	$4.5 \times T_{\rm C} - 4.5$	220.5	_	145.5		ns
183	\overline{WR} assertion to \overline{RAS} deassertion	t_{RWL}	$4.75 \times T_{C} - 4.3$	233.2	1	154.0		ns
184	WR assertion to CAS deassertion	t_{CWL}	$4.25 \times T_{C} - 4.3$	208.2		137.4	_	ns
185	Data valid to $\overline{\text{CAS}}$ assertion (write)	$t_{ m DS}$	$2.25 \times T_{C} - 4.0$	108.5	\ <u></u>	71.0	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$1.75 \times T_{\text{C}} - 4.0$	83.5	_	54.3	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$3.25 \times T_{\rm C} - 4.0$	158.5	_	104.3	_	ns
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$3 \times T_C - 4.3$	145.7	_	95.7	_	ns
189	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ assertion (refresh)	t _{CSR}	$0.5 \times T_C - 4.0$	21.0	_	12.7	_	ns
190	RAS deassertion to CAS assertion (refresh)	t _{RPC}	$1.25 \times T_{\rm C} - 4.0$	58.5	_	37.7	_	ns
191	RD assertion to RAS deassertion	t _{ROH}	$4.5 \times T_C - 4.0$	221.0	_	146.0	_	ns
192	RD assertion to data valid	$t_{ m GA}$	$4 \times T_C - 7.5$	_	192.5	_	125.8	ns
193	RD deassertion to data not valid ³	t_{GZ}		0.0	_	0.0	_	ns
194	WR assertion to data active		$0.75 \times T_{\rm C} - 0.3$	37.2	_	24.7	_	ns
195	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	12.5		8.3	ns

Notes: 1.

- 1. The number of wait states for out of page access is specified in the DCR.
- 2. The refresh period is specified in the DCR.
- 3. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{CC} .
- t_{GZ}.
 Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states (see Figure 2-17).

 $\textbf{Table 2-14} \quad \text{DRAM Out-of-Page and Refresh Timings, Eight Wait States}^{1,\;2}$

N.	Characteristics ⁴	Symbol	Expression ³	66 MHz		80 MHz		100 MHz		T1
No.				Min	Max	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$9 \times T_C$	136.4	_	112.5		90.0		ns
158	RAS assertion to data valid (read)	t _{RAC}	66 MHz : 4.75 × T _C – 7.5 80 MHz :	_	64.5	_		7	_	ns
			$4.75 \times T_C - 6.5$ 100 MHz : $4.75 \times T_C - 5.7$	_	_		52.9	- ` 1	41.8	ns ns
159	CAS assertion to data valid (read)	t _{CAC}	66 MHz: $2.25 \times T_C - 7.5$ 80 MHz: $2.25 \times T_C - 6.5$ 100 MHz:	_	26.6		21.6	_ _	_	ns ns
			$2.25 \times T_{\rm C} - 5.7$	_		_	_	_	16.8	ns
160	Column address valid to data valid (read)	t _{AA}	66 MHz: 3 × T _C ~ 7.5 80 MHz:	—	40.0	_	_	_	_	ns
			$3 \times T_{C} - 6.5$ 100 MHz: $3 \times T_{C} - 5.7$	_	_	_	31.0	_	24.3	ns ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}	J 10 - 3.17	0.0	_	0.0	_	0.0	— £4.3	ns
162	RAS deassertion to RAS assertion	t _{RP}	$3.25 \times T_{\rm C} - 4.0$	45.2	_	36.6	_	28.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$5.75 \times T_C - 4.0$	83.1	_	67.9		53.5	_	ns
164	CAS assertion to RAS deassertion	t _{RSH}	$3.25 \times T_C - 4.0$	45.2	_	36.6	_	28.5	_	ns
165	RAS assertion to CAS deassertion	t _{CSH}	$4.75 \times T_{C} - 4.0$	68.0	_	55.4		43.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$2.25 \times T_C - 4.0$	30.1	_	24.1		18.5	_	ns
167	RAS assertion to CAS assertion	t _{RCD}	$2.5 \times T_C \pm 2$	35.9	39.9	29.3	33.3	23.0	27.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 \times T_{\rm C} \pm 2$	24.5	28.5	19.9	23.9	15.5	19.5	ns
169	$\overline{\text{CAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t _{CRP}	$4.25 \times T_{\text{C}} - 4.0$	59.8	_	49.1	_	38.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$2.75 \times T_{\text{C}} - 4.0$	37.7	_	30.4	_	23.5	_	ns

Table 2-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States^{1, 2} (Continued)

NIO	GI 4 4 4	Cumbal	г . 3	66 N	ИHz	80 N	ИHz	100	MHz	I Init
No.	Characteristics ⁴	Symbol	Expression ³	Min	Max	Min	Max	Min	Max	Unit
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$3.25 \times T_{\rm C} - 4.0$	45.2		36.6	_	28.5		ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 \times T_{\text{C}} - 4.0$	22.5	_	17.9	_	13.5	_	ns
173	Column address valid to CAS assertion	t _{ASC}	$0.75 \times T_{\text{C}} - 4.0$	7.4	_	5.4		3.5		ns
174	CAS assertion to column address not valid	t _{CAH}	$3.25 \times T_{\rm C} - 4.0$	45.2	_	36.6		2 <mark>8</mark> .5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$5.75 \times T_{\rm C} - 4.0$	83.1	7	67.9	7	53.5	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$4 \times T_C - 4.0$	56.6	-	46.0	_	36.0	_	ns
177	$\overline{ m WR}$ deassertion to $\overline{ m CAS}$ assertion	t _{RCS}	$2 \times T_{\rm C} - 3.8$	26.5		21.2	_	16.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RCH}	$1.25 \times T_{\rm C} - 3.7$	15.2	_	11.9	_	8.8	_	ns
179	\overline{RAS} deassertion to \overline{WR}^5 assertion	t _{RRH}	66 MHz: 0.25 × T _C - 3.7 80 MHz:	0.1	_	_	_	_	_	ns
			$0.25 \times T_{C} - 3.0$ 100 MHz: $0.25 \times T_{C} - 2.4$	_	_	0.1	_	0.1	_	ns ns
180	CAS assertion to WR deassertion	t _{WCH}	$3 \times T_{\rm C} - 4.2$	41.3	_	33.3	_	25.8	_	ns
181	RAS assertion to WR deassertion	t _{WCR}	$5.5 \times T_C - 4.2$	79.1	_	64.6	_	50.8	_	ns
182	WR assertion pulse width	t _{WP}	$8.5 \times T_{\text{C}} - 4.5$	124.3	_	101.8	_	80.5	_	ns
183	WR assertion to RAS deassertion	t_{RWL}	$8.75 \times T_{\rm C} - 4.3$	128.3	_	105.1	_	83.2	_	ns
184	WR assertion to CAS deassertion	t _{CWL}	$7.75 \times T_{\rm C} - 4.3$	113.1	_	92.6	_	73.2	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$4.75 \times T_{\rm C} - 4.0$	68.0	_	55.4	_	43.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$3.25 \times T_{\rm C} - 4.0$	45.2	_	36.6	_	28.5	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$5.75 \times T_{\rm C} - 4.0$	83.1	_	67.9	_	53.5	_	ns
				_			_			

Table 2-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States^{1, 2} (Continued)

NI.	a	Ckl	. 3	66 N	ИHz	80 N	ИHz	100 I	MHz	Unit
No.	Characteristics ⁴	Symbol	Expression ³	Min	Max	Min	Max	Min	Max	Unit
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$5.5 \times T_C - 4.3$	79.0	_	64.5	_	50.7	_	ns
189	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ assertion (refresh)	t _{CSR}	$1.5 \times T_C - 4.0$	18.7	_	14.8	_	11.0	_	ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$1.75 \times T_{C} - 4.0$	22.5	_	17.9		13.5		ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$8.5 \times T_{C} - 4.0$	124.8	_	102.3		81.0	_	ns
192	RD assertion to data valid	t _{GA}	66 MHz : $7.5 \times T_{C} - 7.5$ 80 MHz : $7.5 \times T_{C} - 6.5$	<u> </u>	106.1 —		87.3	_ _		ns ns
			100 MHz: $7.5 \times T_{C} - 5.7$	_		_	_	_	69.3	ns
193	$\overline{\overline{\text{RD}}}$ deassertion to data not valid ⁴	t _{GZ}	0.0	0.0	_	0.0	_	0.0	_	ns
194	WR assertion to data active		$0.75 \times T_{\rm C} - 0.3$	11.1	_	9.1	_	7.2	_	ns
195	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	3.8	_	3.1	_	2.5	ns

Notes: 1. The number of wait states for out-of-page access is specified in the DCR.

- 2. The refresh period is specified in the DCR.
- 3. The asynchronous delays specified in the expressions are valid for DSP56303.
- 4. $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{C7} .
- 5. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.



 Table 2-15
 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2}

	,		9	66 MHz		z 80 MHz		100 I	Unit	
No.	Characteristics ⁴	Symbol	Expression ³	Min	Max	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$12 \times T_{\rm C}$	181.8		150.0	_	120.0		ns
158	RAS assertion to data valid (read)	t _{RAC}	$\begin{array}{c} \textbf{66 MHz:} \\ 6.25 \times T_C - 7.5 \\ \textbf{80 MHz:} \\ 6.25 \times T_C - 6.5 \\ \textbf{100 MHz:} \\ 6.25 \times T_C - 5.7 \end{array}$	_	87.2		71.6	7 - 7	56.8	ns ns
159	CAS assertion to data valid (read)	t _{CAC}	66 MHz: $3.75 \times T_C - 7.5$ 80 MHz: $3.75 \times T_C - 6.5$ 100 MHz: $3.75 \times T_C - 5.7$	- 4	49.3		40.4	_ 	_ _ 31.8	ns ns
160	Column address valid to data valid (read)	t _{AA}	$\begin{array}{c} \textbf{66 MHz:} \\ 4.5 \times T_{C} - 7.5 \\ \textbf{80 MHz:} \\ 4.5 \times T_{C} - 6.5 \\ \textbf{100 MHz:} \\ \textbf{4.5} \times T_{C} - 5.7 \end{array}$		60.7		 49.8 		_ _ 39.3	ns ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0	_	0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$4.25 \times T_{\rm C} - 4.0$	60.4	_	49.1	_	38.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$7.75 \times T_{\text{C}} - 4.0$	113.4	_	92.9		73.5		ns
164	CAS assertion to RAS deassertion	t _{RSH}	$5.25 \times T_{\rm C} - 4.0$	75.5	_	61.6	_	48.5	_	ns
165	RAS assertion to CAS deassertion	t _{CSH}	$6.25 \times T_{\rm C} - 4.0$	90.7	_	74.1	_	58.5		ns
166	CAS assertion pulse width	t _{CAS}	$3.75 \times T_C - 4.0$	52.8	_	42.9	_	33.5	_	ns
167	RAS assertion to CAS assertion	t _{RCD}	$2.5 \times T_C \pm 2$	35.9	39.9	29.3	33.3	23.0	27.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 \times T_{\rm C} \pm 2$	24.5	28.5	19.9	23.9	15.5	19.5	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$5.75 \times T_{\rm C} - 4.0$	83.1	_	67.9	_	53.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$4.25 \times T_{\rm C} - 4.0$	60.4	_	49.1	_	38.5	_	ns

Table 2-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2} (Continued)

NI-	GI	Ch - l	. 3	66 MHz		z 80 MHz		100 MHz		Unit
No.	Characteristics ⁴	Symbol	Expression ³	Min	Max	Min	Max	Min	Max	Unit
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$4.25 \times T_{\rm C} - 4.0$	60.4	_	49.1	_	38.5	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 \times T_{\text{C}} - 4.0$	22.5		17.9	1	13.5	_	ns
173	Column address valid to CAS assertion	t _{ASC}	$0.75 \times T_{\text{C}} - 4.0$	7.4		5.4		3.5	Ì	ns
174	CAS assertion to column address not valid	t _{CAH}	$5.25 \times T_{\rm C} - 4.0$	75.5	_	61.6	1	48.5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$7.75 \times T_{\rm C} - 4.0$	113.4	7	92.9	1	73.5	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$6 \times T_C - 4.0$	86.9	-	71.0	_	56.0	_	ns
177	WR deassertion to CAS assertion	t _{RCS}	$3.0 \times T_{\rm C} - 3.8$	41.7)	33.7	_	26.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RCH}	$1.75 \times T_{\rm C} - 3.7$	22.8	_	18.2	_	13.8	_	ns
179	\overline{RAS} deassertion to \overline{WR}^5 assertion	t _{RRH}	66 MHz: 0.25 × T _C - 3.7 80 MHz:	0.1	_	_	_	_	_	ns
			$0.25 \times T_C - 3.0$ 100 MHz:	_	_	0.1	_	_	_	ns
			$0.25 \times T_{\rm C} - 2.4$	_	_	_	_	0.1	_	ns
180	CAS assertion to WR deassertion	t _{WCH}	$5 \times T_{\rm C} - 4.2$	71.6	_	58.3	_	45.8		ns
181	RAS assertion to deassertion	t _{WCR}	$7.5 \times T_{C} - 4.2$	109.4		89.6		70.8		ns
182	WR assertion pulse width	t _{WP}	$11.5 \times T_{\rm C} - 4.5$	169.7	_	139.3	_	110.5	_	ns
183	WR assertion to RAS deassertion	t _{RWL}	$11.75 \times T_{C} - 4.3$	173.7	_	142.7	_	113.2	_	ns
184	WR assertion to CAS deassertion	t _{CWL}	$10.25 \times T_C - 4.3$	151.0	_	130.1	_	103.2	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$5.75 \times T_{\rm C} - 4.0$	83.1	_	67.9	_	53.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$5.25 \times T_{\rm C} - 4.0$	75.5	_	61.6	_	48.5	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$7.75 \times T_{\rm C} - 4.0$	113.4	_	92.9	_	73.5	_	ns

 Table 2-15
 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2} (Continued)

NI.	a	Symbol	. 3	66 N	ИHz	80 N	ИHz	100 N	МНz	T I 24
No.	Characteristics ⁴	Symbol	Expression ³	Min	Max	Min	Max	Min	Max	Unit
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$6.5 \times T_C - 4.3$	94.2		77.0		60.7		ns
189	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ assertion (refresh)	t _{CSR}	$1.5 \times T_C - 4.0$	18.7	_	14.8	_	11.0	_	ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$2.75 \times T_{\rm C} - 4.0$	37.7	_	30.4		23.5		ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$11.5 \times T_{\rm C} - 4.0$	170.2	_	139.8	1	11 <mark>1</mark> .0	_	ns
192	RD assertion to data valid	t_{GA}	66 MHz : $10 \times T_{C} - 7.5$ 80 MHz :	7	144.0				_	ns
				 -		<u> </u>	118.5 —		94.3	ns ns
193	RD deassertion to data not valid ⁴	t _{GZ}		0.0	_	0.0	_	0.0	_	ns
194	WR assertion to data active		$0.75 \times T_{\rm C} - 0.3$	11.1	_	9.1	_	7.2	_	ns
195	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	3.8	_	3.1	_	2.5	ns

Notes: 1. The number of wait states for out-of-page access is specified in the DCR.

- 2. The refresh period is specified in the DCR.
- 3. The asynchronous delays specified in the expressions are valid for DSP56303.
- 4. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .
- 5. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.

 Table 2-16
 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2}

	9	a		66 N	ИHz	80 N	ИHz	100 I	МНz	
No.	Characteristics ³	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$16 \times T_{C}$	242.4	_	200.0	_	160.0	_	ns
158	RAS assertion to data valid (read)	t _{RAC}	$\begin{array}{c} \textbf{66 MHz:} \\ 8.25 \times T_C - 7.5 \\ \textbf{80 MHz:} \\ 8.25 \times T_C - 6.5 \\ \textbf{100 MHz:} \end{array}$	_	117.5	_	96.6			ns ns
159	CAS assertion to data valid (read)	t _{CAC}	$8.25 \times T_{C} - 5.7$ 66 MHz: $4.75 \times T_{C} - 7.5$ 80 MHz: $4.75 \times T_{C} - 6.5$ 100 MHz: $4.75 \times T_{C} - 5.7$	_ _ _ _	64.5		52.9	_ _ _	76.8 — — 41.8	ns ns ns
160	Column address valid to data valid (read)	t _{AA}	66 MHz: $5.5 \times T_{C} - 7.5$ 80 MHz: $5.5 \times T_{C} - 6.5$ 100 MHz: $5.5 \times T_{C} - 5.7$	_ _ _	75.8 —	_ _ _	- 62.3	_	_ _ 49.3	ns ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}	0.0	0.0	_	0.0	_	0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$6.25 imes T_{ m C} - 4.0$	90.7	_	74.1	_	58.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$9.75 \times T_{C} - 4.0$	143.7	_	117.9	_	93.5	_	ns
164	CAS assertion to RAS deassertion	t _{RSH}	$6.25 \times T_{\text{C}} - 4.0$	90.7	_	74.1		58.5		ns
165	RAS assertion to CAS deassertion	t _{CSH}	$8.25 \times T_{\text{C}} - 4.0$	121.0	_	99.1	_	78.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$4.75 \times T_{C} - 4.0$	68.0	_	55.4	_	43.5	_	ns
167	RAS assertion to CAS assertion	t _{RCD}	$3.5 \times T_C \pm 2$	51.0	55.0	41.8	45.8	33.0	37.0	ns
168	RAS assertion to column address valid	t _{RAD}	$2.75 \times T_{\text{C}} \pm 2$	39.7	43.7	32.4	36.4	25.5	29.5	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$7.75 \times T_{\text{C}} - 4.0$	113.4	_	92.9	_	73.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$6.25 \times T_{\text{C}} - 4.0$	90.7	_	74.1	_	58.5		ns

 Table 2-16
 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2} (Continued)

		a 1 1		66 N	ИHz	80 N	ИHz	100 I	МНz	T T 1.
No.	Characteristics ³	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$6.25 \times T_{\text{C}} - 4.0$	90.7	_	74.1	_	58.5	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$2.75 \times T_{\text{C}} - 4.0$	37.7	_	30.4	_	23.5		ns
173	Column address valid to $\overline{\text{CAS}}$ assertion	t _{ASC}	$0.75 \times T_{C} - 4.0$	7.4	_	5.4		3.5		ns
174	CAS assertion to column address not valid	t _{CAH}	$6.25 \times T_{\text{C}} - 4.0$	90.7	_	74.1		5 <mark>8</mark> .5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$9.75 \times T_{\text{C}} - 4.0$	143.7	7	117.9	,	93.5	_	ns
176	Column address valid to \overline{RAS} deassertion	t _{RAL}	$7 \times T_{C} - 4.0$	102.1		83.5	_	66.0		ns
177	WR deassertion to CAS assertion	t _{RCS}	$5 \times T_{\rm C} - 3.8$	72.0		58.7	_	46.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RCH}	$1.75 \times T_{\rm C} - 3.7$	22.8	_	18.2	_	13.8	_	ns
179	\overline{RAS} deassertion to \overline{WR}^5 assertion	t _{RRH}	$\begin{array}{c} \textbf{66 MHz:} \\ \textbf{0.25} \times \text{T}_{\text{C}} - 3.7 \\ \textbf{80 MHz:} \end{array}$	0.1	_			_	_	ns
			$0.25 \times T_{C} - 3.0$ 100 MHz : $0.25 \times T_{C} - 2.4$		_	0.1	_	0.1	_	ns ns
180	CAS assertion to WR deassertion	t _{WCH}	$6 \times T_{\rm C} - 4.2$	86.7	_	70.8	_	55.8	_	ns
181	RAS assertion to WR deassertion	t _{WCR}	$9.5 \times T_C - 4.2$	139.7	_	114.6	_	90.8	_	ns
182	WR assertion pulse width	t _{WP}	$15.5 \times T_C - 4.5$	230.3		189.3		150.5		ns
183	WR assertion to RAS deassertion	t_{RWL}	$15.75 \times T_{\rm C} - 4.3$	234.3	_	192.6	_	153.2	_	ns
184	WR assertion to CAS deassertion	t _{CWL}	$\begin{array}{c} \textbf{66-80 MHz:} \\ 14.25 \times T_C - 4.3 \\ \textbf{100 MHz:} \\ 14.75 \times T_C - 4.3 \end{array}$	211.6	_	180.1	_	_ 143.2	_	ns ns
185	Data valid to CAS assertion (write)	t _{DS}	$8.75 \times T_{\text{C}} - 4.0$	128.6	_	105.4	_	83.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$6.25 \times T_{\text{C}} - 4.0$	90.7	_	74.1	_	58.5	_	ns

 Table 2-16
 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2} (Continued)


No	GL 3	Cromb al	Emmassion	66 N	ИHz	80 N	ИHz	100 I	МНz	T I : 4
No.	Characteristics ³	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
187	RAS assertion to data not valid (write)	t _{DHR}	$9.75 \times T_C - 4.0$	143.7	_	117.9	_	93.5	_	ns
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$9.5 \times T_{\rm C} - 4.3$	139.6	_	114.5		90.7	_	ns
189	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ assertion (refresh)	t _{CSR}	$1.5 \times T_{\rm C} - 4.0$	18.7	_	14.8		11.0		ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$4.75 \times T_{C} - 4.0$	68.0		55.4		4 <mark>3</mark> .5	_	ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$15.5 \times T_{C} - 4.0$	230.8	7	189.8	*	151.0	_	ns
192	RD assertion to data valid	$t_{ m GA}$	66 MHz: 14 × T _C - 7.5 80 MHz:		204.6	_	_	_	_	ns
			$14 \times T_C - 6.5$ 100 MHz :	_	_	_	168.5	_	134.3	ns
193	RD deassertion to data not valid ³	t _{GZ}	$14 \times T_{C} - 5.7$	0.0	_	0.0	_	0.0		ns
194	WR assertion to data active		$0.75 \times T_{\rm C} - 0.3$	11.1	_	9.1	_	7.2	_	ns
195	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	3.8	_	3.1	_	2.5	ns

Notes: 1. The number of wait states for out-of-page access is specified in the DCR.

^{2.} The refresh period is specified in the DCR.

^{3.} $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{CZ} .

^{4.} Either t_{RCH} or t_{RRH} must be satisfied for read cycles.






Figure 2-19 DRAM Out-of-Page Write Access




Figure 2-20 DRAM Refresh Access



Synchronous Timings (SRAM)

Table 2-17 External Bus Synchronous Timings (SRAM Access)⁴

NI-	Chanadada	. 19	66 N	ИHz	80 N	/IHz	100	МНz	T I 24
No.	Characteristics	Expression ^{1, 2}	Min	Max	Min	Max	Min	Max	Unit
198	CLKOUT high to address, and AA valid ⁵	$\begin{array}{c} \textbf{66 MHz:} \\ 0.25 \times T_C + 5.0 \\ \textbf{80 MHz:} \\ 0.25 \times T_C + 4.5 \\ \textbf{100 MHz:} \\ 0.25 \times T_C + 4.0 \end{array}$		8.8		7.6	<u> </u>	6.5	ns ns
199	CLKOUT high to address, and AA invalid ⁵	$0.25 \times T_{\rm C}$	3.8	^	3.1		2.5	_	ns
200	TA valid to CLKOUT high (setup time)		6.0	_	5.0	_	4.0	_	ns
201	CLKOUT high to $\overline{\text{TA}}$ invalid (hold time)		0.0	7	0.0	_	0.0	_	ns
202	CLKOUT high to data out active	$0.25 \times T_{\rm C}$	3.8		3.1	_	2.5	_	ns
203	CLKOUT high to data out valid	66 MHz: 0.25 × T _C + 5.0 80 MHz:	4.8	8.8		_	_	_	ns
		$rac{ extbf{0.25} imes extbf{T}_{ extbf{C}} extbf{+} extbf{4.5}}{ extbf{100} extbf{MHz}}$:	_	_	4.1	7.6	_	_	ns
		$0.25 \times T_{\rm C} + 4.0$					3.3	6.5	ns
-	CLKOUT high to data out invalid	$0.25 \times T_{\rm C}$	3.8		3.1		2.5		ns
205	CLKOUT high to data out high impedance	66 MHz : $0.25 \times T_C + 1.0$ 80 MHz :	_	4.8	_	_	_	_	ns
		$0.25 \times T_{C} + 0.5$ 100 MHz:	_	_	_	3.6	_	_	ns
200		$0.25 \times T_{\rm C}$	_	_	_	_	_	2.5	ns
206	Data in valid to CLKOUT high (setup)		6.0	_	5.0	_	4.0	_	ns
207	CLKOUT high to data in invalid (hold)		0.0	_	0.0	_	0.0		ns
208	CLKOUT high to $\overline{\text{RD}}$ assertion	66 MHz : $0.75 \times T_C + 5.0$ 80 MHz :	12.4	16.4	_	_	_	_	ns
		$0.75 \times T_C + 4.5$ 100 MHz :	_	_	10.4	13.9	_	_	ns
		$0.75 \times T_{\rm C} + 4.0$	_		_	_	8.2	11.5	ns
209	CLKOUT high to $\overline{\mathrm{RD}}$ deassertion		0.0	5.0	0.0	4.5	0.0	4.0	ns

					4	
Table 2-17	External Bus S	vnchronous	Timings	(SRAM Access) ⁴ (Continued)
I ubic ~ I i	Litter Hur Dub b	y mem omo as	1111111150	(DIVI IIVI I ICCCOD	, ,	Communaca

NI -	Chamadada	Expression ^{1, 2}		ИHz	80 N	ИHz	100 1	MHz	T I 24
No.	Characteristics	Expression ^{1, 2}	Min	Max	Min	Max	Min	Max	Unit
210	CLKOUT high to WR assertion ³	66 MHz : $0.5 \times T_C + 5.3$ [WS = 1 or WS \geq 4]	8.9	12.9	_	_	_	_	ns
		80 MHz : $0.5 \times T_C + 4.8$ [WS = 1 or	_	_	7.6	11.1		>	ns
		$WS \ge 4$] 100 MHz : $0.5 \times T_C + 4.3$ WS = 1 or	_	_	_	\$	6.3	9.3	ns
		$WS \ge 4$] All frequencies: $[2 \le WS \le 3]$	1.3	5.3	1.3	4.8	1.3	4.3	ns
211	CLKOUT high to $\overline{ m WR}$ deassertion		0.0	4.8	0.0	4.3	0.0	3.8	ns

Notes: 1.

- WS is the number of wait states specified in the BCR.
- The asynchronous delays specified in the expressions are valid for DSP56303.
- If WS > 1, $\overline{\text{WR}}$ assertion refers to the next rising edge of CLKOUT.
- External bus synchronous timings should be used only for reference to the clock and *not* for relative
- T198 and T199 are valid for Address Trace mode if the ATE bit in the OMR is set. Use the status of BR (See T212) to determine whether the access referenced by A0-A23 is internal or external, when this mode is enabled






Figure 2-21 Synchronous Bus Timings SRAM 1 WS (BCR Controlled)




Figure 2-22 Synchronous Bus Timings SRAM 2 WS (TA Controlled)

Arbitration Timings

Table 2-18 Arbitration Bus Timings¹

No.	Characteristics	Europagion	66 N	ИHz	80 N	ИHz	100 l	Unit	
INO.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
212	CLKOUT high to \overline{BR} assertion/deassertion ²		1.0	5.0	1.0	4.5	1.0	4.0	ns
213	BG asserted/deasserted to CLKOUT high (setup)		6.0	_	5.0	ر ا (4.0		ns
214	CLKOUT high to \overline{BG} deasserted/asserted (hold)		0.0	_	0.0	1	0.0	_	ns
215	BB deassertion to CLKOUT high (input setup)		6.0	1	5.0	7	4.0	_	ns
216	CLKOUT high to \overline{BB} assertion (input hold)		0.0	-	0.0	_	0.0	_	ns
217	CLKOUT high to BB assertion (output)		1.0	5.0	1.0	4.5	1.0	4.0	ns
218	CLKOUT high to \overline{BB} deassertion (output)		1.0	5.0	1.0	4.5	1.0	4.0	ns
219	BB high to BB high impedance (output)		_	6.8	_	5.6	_	4.5	ns
220	CLKOUT high to address and controls active	$0.25 \times T_{\rm C}$	3.8	_	3.1	_	2.5	_	ns
221	CLKOUT high to address and controls high impedance	66 MHz : 0 :25 × T _C + 1.0 80 MHz :	_	4.8	_	_	_	_	ns
		$0.25 \times T_C + 0.5$ 100 MHz :	_	_	_	3.6	_		ns
222	CLKOUT high to AA active	$0.25 \times T_{C}$ $0.25 \times T_{C}$	3.8	_	3.1		2.5	2.5	ns ns
223	CLKOUT high to AA deassertion	66 MHz: 0.25 × T _C + 5.0 80 MHz:	4.8	8.8		_	—	_	ns
	V. Y	$0.25 \times T_{C} + 4.5$ 100 MHz:	_	_	4.1	7.6	_	_	ns
		$0.25 \times T_{\rm C} + 4.0$		_	_	_	3.2	6.5	ns
224	CLKOUT high to AA high impedance	66 MHz : $0.75 \times T_C + 1.0$ 80 MHz :	_	12.4	_	_	_	_	ns
		$0.75 \times T_C + 0.5$ 100 MHz :	_	_	_	9.9	_	_	ns
		$0.75 \times T_{\rm C}$		_	_	_	_	7.5	ns

Notes: 1. The asynchronous delays specified in the expressions are valid for DSP56303.

^{2.} T212 is valid for Address Trace mode when the ATE bit in the OMR is set. \overline{BR} is deasserted for internal accesses and asserted for external accesses.




Figure 2-23 Bus Acquisition Timings






Figure 2-24 Bus Release Timings Case 1 (BRT Bit in OMR Cleared)






Figure 2-25 Bus Release Timings Case 2 (BRT Bit in OMR Set)



HOST INTERFACE TIMING

Table 2-19 Host Interface $Timing^{1, 2}$

NI-	GI 10	E	66 N	ИHz	80 N	ИHz	100	MHz	T 1 24
No.	Characteristic ¹⁰	Expression	Min	Max	Min	Max	Min	Max	Unit
317	Read data strobe assertion width ⁵ HACK assertion width	66 MHz : T _C + 15.0 80 MHz : T _C + 12.4 100 MHz : T _C + 9.0	30.2	_ 	24.9	7	19.9		ns ns
318	Read data strobe deassertion width ⁵ HACK deassertion width		15.0		12.4	—	9.9	_	ns
319	Read data strobe deassertion width ⁵ after "Last Data Register" reads ^{8,11} , or between two consecutive CVR, ICR, or ISR reads ³ HACK deassertion width after "Last Data Register" reads ^{8,11}	66 MHz : $2.5 \times T_C + 10.0$ 80 MHz : $2.5 \times T_C + 8.3$ 100 MHz : $2.5 \times T_C + 6.6$	47.9		- 39.5 —	_ _ _	_ _ 33.6	_ 	ns ns
320	Write data strobe assertion width ⁶		20.0	_	16.5	_	13.2	_	ns
321	Write data strobe deassertion width ⁶	66 MHz: $2.5 \times T_C + 10.0$ 80 MHz: $2.5 \times T_C + 8.3$ 100 MHz: $2.5 \times T_C + 6.6$	47.9 	_	_ 39.5 _	_	_ _ 33.6	_ _ _	ns ns
322	HAS assertion width		15.0		12.4		9.9	_	ns
323	HAS deassertion to data strobe assertion ⁴		0.0	_	0.0	_	0.0	_	ns
324	Host d <mark>ata input s</mark> etup time before write data strob <mark>e de</mark> assertion ⁶		15.0	_	12.4	_	9.9	_	ns
325	Host data input hold time after write data strobe deassertion ⁶		5.0	_	4.1	_	3.3	_	ns
326	Read data strobe assertion to output data active from high impedance ⁵ HACK assertion to output data active from high impedance		5.0	_	4.1	_	3.3	_	ns
327	Read data strobe assertion to output data valid ⁵ HACK assertion to output data valid		_	30.0	_	26.68	_	23.54	ns

Table 2-19 Host Interface Timing^{1, 2} (Continued)

			66 N	ИНz	80 N	ИНz	100	MHz	
No.	Characteristic ¹⁰	Expression	Min	Max	Min	Max	Min	Max	Unit
328	Read data strobe deassertion to output data high impedance ⁵ HACK deassertion to output data high impedance		_	15.0	_	12.4	-	9.9	ns
329	Output data hold time after read data strobe deassertion ⁵ Outputlataholdimæfte iHACK deassertion		5.0	_	4.1		4.1		ns
330	HCS assertion to read data strobe deassertion ⁵	66 MHz : $T_C + 15.0$ 80 MHz : $T_C + 12.4$ 100 MHz : $T_C + 9.9$	30.2		24.9	<u></u>	— — 19.9		ns ns
331	HCS assertion to write data strobe deassertion ⁶		15.0	—	12.4	_	9.9	_	ns
332	HCS assertion to output data valid		×	25.0	_	20.6	_	16.5	ns
333	HCS hold time after data strobe deassertion ⁴		0.0	_	0.0	_	0.0	_	ns
334	Address (AD7–AD0) setup time before HAS deassertion (HMUX=1)		7.0	_	5.8	_	4.7	_	ns
335	Address (AD7–AD0) hold time after HAS deassertion (HMUX=1)		5.0	_	4.1	_	3.3	_	ns
336	A10-A8 (HMUX=1), A2-A0 (HMUX=0), HR/W setup time before data strobe assertion ⁴ Read Write		0 7.0		0 5.8	_	0 4.7	_	ns ns
337	A10-A8 (HMUX=1), A2-A0 (HMUX=0), HR/W hold time after data strobe deassertion ⁴		5.0	_	4.1	_	3.3		ns
338	Delay from read data strobe deassertion to host request assertion for "Last Data Register" read ^{5, 7, 8}	66 MHz : $2 \times T_C + 25.0$ 80 MHz : $2 \times T_C + 20.6$ 100 MHz :	55.3	_	45.6	_ _	_ _	_ _	ns ns
		$2 \times T_{\rm C} + 20.6$	_	_	_	_	36.5	_	ns

Host Interface Timing

Table 2-19 Host Interface Timing^{1, 2} (Continued)

No.	Characteristic ¹⁰	Expression	66 MHz		80 MHz		100 MHz		Unit
110.	Characteristic-*	Expression	Min	Max	Min	Max	Min	Max	Omt
	Delay from write data strobe deassertion to host request assertion for "Last Data Register" write ^{6, 7, 8}	$\begin{array}{c} \textbf{66 MHz:} \\ \textbf{1.5} \times \textbf{T}_{\text{C}} + 25.0 \\ \textbf{80 MHz:} \\ \textbf{1.5} \times \textbf{T}_{\text{C}} + 20.6 \\ \textbf{100 MHz:} \\ \textbf{1.5} \times \textbf{T}_{\text{C}} + 16.5 \end{array}$	47.7 — —	_ _ _	- 39.4 -		31.5	_	ns ns
	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=0) ^{4, 7, 8}		_	25.0		22.55	J	20.24	ns
	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=1, open drain host request) ^{4, 7, 8, 9}		_	300.0		300.0	_	300.0	ns

Notes:

- 1. See Host Port Usage Considerations on page 1-11.
- 2. In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.
- 3. This timing is applicable only if two consecutive reads from one of these registers are executed.
- 4. The data strobe is Host Read (HRD) or Host Write (HWR) in the Dual Data Strobe mode and Host Data Strobe (HDS) in the Single Data Strobe mode.
- 5. The read data strobe is HRD in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.
- The write data strobe is HWR in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.
- 7. The host request is HREQ in the Single Host Request mode and HRRQ and HTRQ in the Double Host Request mode.
- 8. The "Last Data Register" is the register at address \$7, which is the last location to be read or written in data transfers. This is RXL/TXL in the Little Endian mode (HBE = 0), or RXH/TXH in the Big Endian mode (HBE = 1).
- 9. In this calculation, the host request signal is pulled up by a 4.7 k Ω resistor in the Open-drain mode.
- 10. $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $T_{L} = -40 ^{\circ}\text{C}$ to $+100 ^{\circ}\text{C}$, $C_{L} = 50 \text{ pF} + 2 \text{ TTL loads}$
- 11. This timing is applicable only if a read from the "Last Data Register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ signal.






Figure 2-26 Host Interrupt Vector Register (IVR) Read Timing Diagram




Figure 2-27 Read Timing Diagram, Non-Multiplexed Bus

AA0484

Host Interface Timing




Figure 2-28 Write Timing Diagram, Non-Multiplexed Bus






Figure 2-29 Read Timing Diagram, Multiplexed Bus




Figure 2-30 Write Timing Diagram, Multiplexed Bus



SCI TIMING

Table 2-20 SCI Timing

No	GI	Cumbal	Evaposion	66 N	1Hz	80 MHz		100 MHz		Unit
No.	Characteristics ¹	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
400	Synchronous clock cycle	t _{SCC} ²	$8 \times T_{C}$	121.0	_	100.0		80.0	_	ns
401	Clock low period		$t_{SCC}/2-10.0$	50.5	_	40.0		30.0)	ns
402	Clock high period		$t_{SCC}/2-10.0$	50.5	_	40.0	\downarrow	3 <mark>0</mark> .0	_	ns
403	Output data setup to clock falling edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_C - 17.0$	20.5	1	14.3		8.0	_	ns
404	Output data hold after clock rising edge (internal clock)		$t_{SCC}/4 - 0.5 \times T_C$	22.5	1	18.8	_	15.0	_	ns
405	Input data setup time before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_C + 25.0$	63.0		56.3		50.0		ns
406	Input data not valid before clock rising edge (internal clock)	•	$t_{SCC}/4 + 0.5 \times T_C - 5.5$	_	32.0	_	25.8	_	19.5	ns
407	Clock falling edge to output data valid (external clock)			_	32.0	_	32.0	_	32.0	ns
408	Output data hold after clock rising edge (external clock)		T _C + 8.0	23.0	_	20.5	_	18.0	_	ns
409	Input data setup time before clock rising edge (external clock)			0.0	_	0.0	—	0.0		ns
410	Inp <mark>ut d</mark> ata hold time after c <mark>loc</mark> k rising edge (external clock)			9.0		9.0		9.0	_	ns
411	Asynchronous clock cycle	t _{ACC} ³	$64 \times T_{\rm C}$	969.7	_	800.0	_	640.0	_	ns
412	Clock low period		$t_{\rm ACC}/2 - 10.0$	474.8		390.0		310.0	_	ns
413	Clock high period		$t_{\rm ACC}/2 - 10.0$	474.8		390.0	_	310.0		ns

SCI Timing

Table 2-20 SCI Timing (Continued)

No.	Characteristics ¹ S	Crumbal	Symbol Expression -	66 MHz		80 MHz		100 MHz		Unit
		Symbol		Min	Max	Min	Max	Min	Max	_
	Output data setup to clock rising edge (internal clock)		$t_{ACC}/2 - 30.0$	458.8	_	370.0	_	290.0	_	ns
	Output data hold afterclockrisingedge (internal clock)		$t_{ACC}/2 - 30.0$	458.8	_	370.0		290.0	_	ns

Notes: 1.

- $V_{CC} = 3.3 \ V \pm 0.3 \ V; T_J = -40 ^{\circ} C \ to \ +100 \ ^{\circ} C, \ C_L = 50 \ pF + 2 \ TTL \ Loads$ $t_{SCC} = synchronous \ clock \ cycle \ time \ (For \ internal \ clock, \ t_{SCC} \ is \ determined \ by \ the \ SCI \ clock \ control$
- t_{ACC} = asynchronous clock cycle time; value given for 1X Clock mode (For internal clock, t_{ACC} is determined by the SCI clock control register and T_C.)






Figure 2-32 SCI Asynchronous Mode Timing

ESSIO/ESSI1 TIMING

 Table 2-21
 ESSI Timings

		G 1 1		66 N	ИHz	80 N	ИHz	100 l	MHz	Cond-	T T •.
No.	Characteristics ^{4, 6, 7}	Symbol	Expression	Min	Max	Min	Max	Min	Max	ition ⁵	Unit
430	Clock cycle ¹	t _{SSICC}	$4 \times T_{C}$ $3 \times T_{C}$	60.6 45.5		50.0 37.5		40.0 30.0	ŢΉ	i ck x ck	ns
431	Clock high period For internal clock For external clock		$2 \times T_{\text{C}} - 10.0$ $1.5 \times T_{\text{C}}$	20.3 22.7		15.0 18.8		10.0 15.0	7	>	ns ns
432	Clock low period For internal clock For external clock		$2 \times T_{\text{C}} - 10.0$ $1.5 \times T_{\text{C}}$	20.3 22.7	— /	1 <mark>5.0</mark> 18.8		10.0 15.0			ns ns
433	RXC rising edge to FSR out (bl) high			<u> </u>	37.0 22.0	1	37.0 22.0	_	37.0 22.0	x ck i ck a	ns
434	RXC rising edge to FSR out (bl) low			1	37.0 22.0	1	37.0 22.0		37.0 22.0	x ck i ck a	ns
435	RXC rising edge to FSR out (wr) high ²			-	39.0 24.0	_	39.0 24.0	_	39.0 24.0	x ck i ck a	ns
436	RXC rising edge to FSR out (wr) low ²			_	39.0 24.0	_	39.0 24.0	_	39.0 24.0	x ck i ck a	ns
437	RXC rising edge to FSR out (wl) high		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	_	36.0 21.0	_	36.0 21.0	_	36.0 21.0	x ck i ck a	ns
438	RXC rising edge to FSR out (wl) low			_	37.0 22.0	_	37.0 22.0	_	37.0 22.0	x ck i ck a	ns
439	Data in setup time before RXC (SCK in Synchronous mode) falling edge			0.0 19.0	_	0.0 19.0		0.0 19.0	_	x ck i ck	ns
440	D <mark>ata in hold time aft</mark> er <mark>RX</mark> C fa <mark>ll</mark> ing edge			5.0 3.0	<u> </u>	5.0 3.0	<u> </u>	5.0 3.0	_ _	x ck i ck	ns
441	FSR input (bl, wr) high before RXC falling edge ²			23.0 1.0	_	23.0 1.0		23.0 1.0	_	x ck i ck a	ns
442	FSR input (wl) high before RXC falling edge			23.0 1.0	_	23.0 1.0	_	23.0 1.0	_	x ck i ck a	ns
443	FSR input hold time after RXC falling edge			3.0 0.0	_	3.0 0.0	_	3.0 0.0	_	x ck i ck a	ns
444	Flags input setup before RXC falling edge			0.0 19.0		0.0 19.0	_	0.0 19.0	_ _	x ck i ck s	ns

 Table 2-21
 ESSI Timings (Continued)

	4.6.7			66 N	ИHz	80 N	ИHz	100 MHz		Cond-	
No.	Characteristics ^{4, 6, 7}	Symbol	Expression	Min	Max	Min	Max	Min	Max	ition ⁵	Unit
445	Flags input hold time after RXC falling edge			6.0 0.0	_	6.0 0.0	_	6.0 0.0	_ _	x ck i ck s	ns
446	TXC rising edge to FST out (bl) high			_	29.0 15.0		29.0 15.0	— —	29.0 15.0	x ck i ck	ns
447	TXC rising edge to FST out (bl) low			_	31.0 17.0		31.0 17.0		31.0 17.0	x ck i ck	ns
448	TXC rising edge to FST out (wr) high ²			_	31.0 17.0		31.0 17.0	1.7	31.0 17.0	x ck i ck	ns
449	TXC rising edge to FST out (wr) low ²			_	33.0 19.0	7	33.0 19.0	11	33.0 19.0	x ck i ck	ns
450	TXC rising edge to FST out (wl) high				30.0 16.0	<u> </u>	30.0 16.0	_	30.0 16.0	x ck i ck	ns
451	TXC rising edge to FST out (wl) low			_	31.0 17.0)	31.0 17.0	_	31.0 17.0	x ck i ck	ns
452	TXC rising edge to data out enable from high impedance				31.0 17.0	_	31.0 17.0	_	31.0 17.0	x ck i ck	ns
453	TXC rising edge to Transmitter #0 drive enable assertion		K,	_ _	34.0 20.0	_	34.0 20.0	_	34.0 20.0	x ck i ck	ns
454	TXC rising edge to data out valid		$35 + 0.5 \times T_{C}$ 21.0		42.6 21.0		41.3 21.0		40.0 21.0	x ck i ck	ns
455	TXC rising edge to data out high impedance ³			_	31.0 16.0	_	31.0 16.0	_	31.0 16.0	x ck i ck	ns
456	TXC rising edge to Transmitter #0 drive enable deassertion ³			_	34.0 20.0	_	34.0 20.0	_	34.0 20.0	x ck i ck	ns
457	FST input (bl, wr) setup time before TXC falling edge ²			2.0 21.0	_	2.0 21.0	1 1	2.0 21.0	_	x ck i ck	ns
458	FST input (wl) to data out enable from high impedance			_	27.0	_	27.0	_	27.0	_	ns
459	FST input (wl) to Transmitter #0 drive enable assertion				31.0	_	31.0	_	31.0	_	ns

ESSI0/ESSI1 Timing

Table 2-21 ESSI Timings (Continued)

No.	Characteristics ^{4, 6, 7}	Symbol		66 MHz		80 MHz		100 MHz		Cond-	Unit
NO.				Min	Max	Min	Max	Min	Max	ition ⁵	Oilit
460	FST input (wl) setup time before TXC falling edge			2.0 21.0	_	2.0 21.0	<u>-</u>	2.0 21.0	_	x ck i ck	ns
461	FST input hold time after TXC falling edge			4.0 0.0	_	4.0 0.0	_	4.0 0.0		x ck i ck	ns
462	Flag output valid after TXC rising edge			_	32.0 18.0	_	32.0 18.0	7	32.0 18.0	x ck i ck	ns

Notes: 1. For the internal clock, the external clock cycle is defined by Icyc and the ES<mark>SI co</mark>ntrol register.

- 2. The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but spreads from one serial clock before first bit clock (same as Bit Length Frame Sync signal), until the one before last bit clock of the first word in frame.
- 3. Periodically sampled and not 100% tested
- 4. $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $T_{J} = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, $C_{L} = 50 \text{ pF} + 2 \text{ TTL Loads}$
- 5. TXC (SCK Pin) = Transmit Clock
 - RXC (SC0 or SCK Pin) = Receive Clock
 - FST (SC2 Pin) = Transmit Frame Sync
 - FSR (SC1 or SC2 Pin) Receive Frame Sync
- 6. i ck = Internal Clock
 - x ck = External Clock
 - i ck a = Internal Clock, Asynchronous Mode
 - (Asynchronous implies that TXC and RXC are two different clocks)
 - i ck s = Internal Clock, Synchronous Mode
 - (Synchronous implies that TXC and RXC are the same clock)
- 7. bl = bit length
 - wl = word length
 - wr = word length relative







Figure 2-33 ESSI Transmitter Timing

ESSI0/ESSI1 Timing



TIMER TIMING

Table 2-22 Timer Timing

NI		г.	66 N	ИHz	80 N	1Hz	100 N	МНz	T T .*4
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
480	TIO Low	$2 \times T_C + 2.0$	32.5	_	27.0		22.0		ns
481	TIO High	$2 \times T_{\rm C} + 2.0$	32.5	_	27.0	1	22.0	_	ns
482	Timer setup time from TIO (Input) assertion to CLKOUT rising edge		9.0	15.15	9.0	12.5	9.0	10.0	ns
483	Synchronous timer delay time from CLKOUT rising edge to the external memory access address out valid caused by first interrupt instruction execution	$10.25 \times T_{C} + 1.0$	156.0		129.1		103.5	_	ns
484	CLKOUT rising edge to TIO (Output) assertion • Minimum • Maximum	$0.5 \times T_{C} + 3.5$ $0.5 \times T_{C} + 19.8$	11.1		9.8	<u></u>	8.5		ns ns
485	CLKOUT rising edge to TIO (Output) deassertion • Minimum • Maximum	$\begin{array}{c} \textbf{60.5} \times \textbf{T}_{\text{C}} + \textbf{3.5} \\ \textbf{66-80 MHz:} \\ 0.5 \times \textbf{T}_{\text{C}} + 19.8 \\ \textbf{100 MHz:} \\ 0.5 \times \textbf{T}_{\text{C}} + 19.0 \end{array}$	11.1 —	_ 28.1 _	9.8	_ 26.1 _	8.5	_ _ _ 24.8	ns ns

Figure 2-35 TIO Timer Event Input Restrictions

Timer Timing




Figure 2-36 Timer Interrupt Generation




Figure 2-37 External Pulse Generation



GPIO TIMING

Table 2-23 GPIO Timing

NI-	Characteristics	F	66 MHz		80 MHz		100 MHz		T I *4
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
490	CLKOUT edge to GPIO out valid (GPIO out delay time)		_	31.0	_	31.0		31.0	ns
491	CLKOUT edge to GPIO out not valid (GPIO out hold time)		3.0	_	3.0		3.0		ns
492	GPIO In valid to CLKOUT edge (GPIO in set-up time)		12.0	-	12.0		12 .0	_	ns
493	CLKOUT edge to GPIO in not valid (GPIO in hold time)		0.0	1	0.0		0.0	_	ns
494	Fetch to CLKOUT edge before GPIO change	$6.75 \times T_{C}$	102.3	_	84.4	_	67.5	_	ns
Note:	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_{J} = -40^{\circ}\text{C to} +100 ^{\circ}\text{C}$	$C, C_L = 50 \text{ pF} + 2$	TTL Lo	ads					·




Figure 2-38 GPIO Timing

JTAG TIMING

Table 2-24 JTAG Timing

Nie	Chanastanistias	All freq	uencies	Unit	
No.	Characteristics	Min	Max	Cint	
500	TCK frequency of operation $(1/(T_C \times 3); maximum 22 MHz)$	0.0	22.0	MHz	
501	TCK cycle time in Crystal mode	45.0		ns	
502	TCK clock pulse width measured at 1.5 V	20.0		ns	
503	TCK rise and fall times	0.0	3.0	ns	
504	Boundary scan input data setup time	5.0	_	ns	
505	Boundary scan input data hold time	24.0	_	ns	
506	TCK low to output data valid	0.0	40.0	ns	
507	TCK low to output high impedance	0.0	40.0	ns	
508	TMS, TDI data setup time	5.0	_	ns	
509	TMS, TDI data hold time	25.0	_	ns	
510	TCK low to TDO data valid	0.0	44.0	ns	
511	TCK low to TDO high impedance	0.0	44.0	ns	
512	TRST assert time	100.0	_	ns	
513	TRST setup time to TCK low	40.0	_	ns	
Notes:	1 $V_{CC} = 3.3 \text{ V} + 0.3 \text{ V} \cdot \text{T}_{V} = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$. $C_{V} = 50 \text{ pF} + 2 \text{ TTL}$ La	nads			

Notes:

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_J = -40 ^{\circ}\text{C}$ to +100 °C, $C_L = 50 \text{ pF} + 2 \text{ TTL Loads}$ All timings apply to OnCE module data transfers because it uses the JTAG port as an interface.




Figure 2-39 Test Clock Input Timing Diagram




Figure 2-40 Boundary Scan (JTAG) Timing Diagram





Figure 2-41 Test Access Port Timing Diagram


OnCE Module Timing



OnCE MODULE TIMING

Table 2-25 OnCE Module Timing

Nia	Characteristics	Ermussian	66 MHz		80 MHz		100 MHz		Unit
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
500	TCK frequency of operation	1/(T _C ×3), max 22.0 MHz	0.0	22.0	0.0	22.0	0.0	22.0	MHz
514	DE assertion time in order to enter Debug mode	$1.5 \times T_{\rm C} + 10.0$	32.7		28.8		25.0	_	ns
	Response time when DSP56303 is executing NOP instructions from internal memory	$5.5 \times T_{\mathbb{C}} + 30.0$	_	113.3	_	98.8	_	85.0	ns
516	Debug acknowledge assertion time	$3 \times T_{\rm C} + 10.0$	55.5		47.5	_	40.0	_	ns
Note	: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_{V} = -40^{\circ}\text{C} \text{ to } +10^{\circ}\text{C}$	00° °C, $C_{L} = 50 \text{ pF} + 2 \text{ T}$	TL Loa	ds			•	•	



dsp

SECTION 3

PACKAGING

PIN-OUT AND PACKAGE INFORMATION

This sections provides information about the available packages for this product, including diagrams of the package pinouts and tables describing how the signals described in **Section 1** are allocated for each package.


The DSP56303 is available in two package types:

- 144-pin Thin Quad Flat Pack (TQFP)
- 196-pin Plastic Ball Grid Array (PBGA)



TQFP Package Description

Top and bottom views of the TQFP package are shown in **Figure 3-1** and **Figure 3-2** with their pin-outs.



Note: Because of size constraints in this figure, only one name is shown for multiplexed pins. Refer to **Table 3-1** and **Table 3-2** for detailed information about pin functions and signal names.

AA0301

Figure 3-1 DSP56303 Thin Quad Flat Pack (TQFP), Top View




Figure 3-2 DSP56303 Thin Quad Flat Pack (TQFP), Bottom View

 Table 3-1
 DSP56303 TQFP Signal Identification by Pin Number

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	SRD1 or PD4	26	GND_S	51	AA2/RAS2
2	STD1 or PD5	27	TIO2	52	CAS
3	SC02 or PC2	28	TIO1	53	XTAL
4	SC01 or PC1	29	TIO0	54	GND_Q
5	DE	30	HCS/HCS, HA10, or PB13	55	EXTAL
6	PINIT/NMI	31	HA2, HA9, or PB10	56	V _{CCQ}
7	SRD0 or PC4	32	HA1, HA8, or PB9	57	V _{CCC}
8	V _{CCS}	33	HA0, HAS/HAS, or PB8	<mark>5</mark> 8	GND_C
9	GND_S	34	H7, HAD7, or PB7	59	CLKOUT
10	STD0 or PC5	35	H6, HAD6, or PB6	60	BCLK
11	SC10 or PD0	36	H5, HAD5, or PB5	61	BCLK
12	SC00 or PC0	37	H4, HAD4, or PB4	62	TA
13	RXD or PE0	38	V _{CCH}	63	BR
14	TXD or PE1	39	GND _H	64	BB
15	SCLK or PE2	40	H3, HAD3, or PB3	65	V_{CCC}
16	SCK1 or PD3	41	H2, HAD2, or PB2	66	GND_C
17	SCK0 or PC3	42	H1, HAD1, or PB1	67	$\overline{\mathrm{WR}}$
18	V_{CCQ}	4 3	H0, HAD0, or PB0	68	$\overline{\text{RD}}$
19	GND_Q	44	RESET	69	$AA1/\overline{RAS1}$
20	Not Connected (NC), reserved	45	V_{CCP}	70	AA0/RAS0
21	HDS/HDS, HWR/HWR, or PB12	46	PCAP	71	$\overline{\mathrm{BG}}$
22	HRW, HRD/HRD, or PB11	47	GND_P	72	A0
23	HACK/HACK, HRRQ/HRRQ, or PB15	48	GND _{P1}	73	A1
24	HREQ/HREQ, HTRQ/HTRQ, or PB14	49	Not Connected (NC), reserved	74	V _{CCA}
25	V _{CCS}	50	AA3/RAS3	75	GND_A

Table 3-1	DSP56303 T	TQFP Signal	Identification	by Pin Nur	mber (Continued)
-----------	------------	-------------	----------------	------------	------------------

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
76	A2	99	A17	122	D16
77	A3	100	D0	123	D17
78	A4	101	D1	124	D18
79	A5	102	D2	125	D19
80	V_{CCA}	103	V_{CCD}	126	V _{CCQ}
81	GND_A	104	GND_D	127	GNDQ
82	A6	105	D3	128	D20
83	A7	106	D4	129	V _{CCD}
84	A8	107	D5	130	GND _D
85	A9	108	D6	131	D21
86	V_{CCA}	109	D7	132	D22
87	GND_A	110	D8	133	D23
88	A10	111	V _{CCD}	134	MODD/IRQD
89	A11	112	GND _D	135	MODC/IRQC
90	$\mathrm{GND}_{\mathrm{Q}}$	113	D9	136	MODB/IRQB
91	V_{CCQ}	114	D10	137	MODA/IRQA
92	A12	115	D11	138	TRST
93	A13	116	D12	139	TDO
94	A14	117	D13	140	TDI
95	V _{CCA}	118	D14	141	TCK
96	GNDA	119	V_{CCD}	142	TMS
97	A15	120	GND_D	143	SC12 or PD2
98	A16	121	D15	144	SC11 or PD1

Note: Signal names are based on configured functionality. Most pins supply a single signal. Some pins provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted, but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some pins have two or more configurable functions; names assigned to these pins indicate the function for a specific configuration. For example, Pin 34 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin.

 Table 3-2
 DSP56303 TQFP Signal Identification by Name

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	72	BG	71	D7	109
A1	73	\overline{BR}	63	D8 🔨	110
A10	88	$\overline{\text{CAS}}$	52	D9	113
A11	89	CLKOUT	59	DE	5
A12	92	D0	100	EXTAL	55
A13	93	D1	101	GNDA	75
A14	94	D10	114	$\operatorname{GND}_{\operatorname{A}}$	81
A15	97	D11	115	GND_A	87
A16	98	D12	116	GND _A	96
A17	99	D13	117	GND _C	58
A2	76	D14	118	$\mathrm{GND}_{\mathrm{C}}$	66
A3	77	D15	121	$\mathrm{GND}_{\mathrm{D}}$	104
A4	78	D16	122	$\mathrm{GND}_{\mathrm{D}}$	112
A5	79	D17	123	$\mathrm{GND}_{\mathrm{D}}$	120
A6	82	D18	124	GND_D	130
A7	83	D19	125	GND_H	39
A8	84	D2	102	$\mathrm{GND}_{\mathrm{P}}$	47
A9	85	D20	128	$\mathrm{GND}_{\mathrm{P1}}$	48
AA0	70	D21	131	$\mathrm{GND}_{\mathrm{Q}}$	19
AA1	69	D22	132	$\mathrm{GND}_{\mathrm{Q}}$	54
AA2	51	D23	133	$\mathrm{GND}_{\mathrm{Q}}$	90
AA3	50	D3	105	$\mathrm{GND}_{\mathrm{Q}}$	127
BB	64	D4	106	$\mathrm{GND}_{\mathrm{S}}$	9
BCLK	60	D5	107	$\mathrm{GND}_{\mathrm{S}}$	26
BCLK	61	D6	108	Н0	43

Table 3-2 DSP56303 TQFP Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
H1	42	HRD/HRD	22	PB2	41
H2	41	HREQ/HREQ	24	PB3	40
H3	40	HRRQ/HRRQ	23	PB4	37
H4	37	HRW	22	PB5	36
H5	36	HTRQ/HTRQ	24	PB6	35
H6	35	HWR /HWR	21	PB7	34
H7	34	ĪRQĀ	137	PB8	33
HA0	33	ĪRQB	136	PB9	32
HA1	32	ĪRQC	135	PC0	12
HA10	30	ĪRQD	134	PC1	4
HA2	31	MODA	137	PC2	3
HA8	32	MODB	136	PC3	17
HA9	31	MODC	135	PC4	7
HACK/HACK	23	MODD	134	PC5	10
HAD0	43	NC	20	PCAP	46
HAD1	42	<u>NMI</u>	6	PD0	11
HAD2	41	NC	49	PD1	144
HAD3	40	PB0	43	PD2	143
HAD4	37	PB1	42	PD3	16
HAD5	36	PB10	31	PD4	1
HAD6	35	PB11	22	PD5	2
HAD7	34	PB12	21	PE0	13
HAS	33	PB13	30	PE1	14
HCS/HCS	30	PB14	24	PE2	15
HDS/HDS	21	PB15	23	PINIT	6

 Table 3-2
 DSP56303 TQFP Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
RAS0	70	SRD1	1	V _{CCC}	57
RAS1	69	STD0	10	V _{CCC}	65
RAS2	51	STD1	2	V _{CCD}	103
RAS3	50	TA	62	V _{CCD}	111
RD	68	TCK	141	V _{CCD}	119
RESET	44	TDI	140	V _{CCD}	129
RXD	13	TDO	139	V _{CCH}	38
SC00	12	TIO0	29	V _{CCP}	45
SC01	4	TIO1	28	V_{CCQ}	18
SC02	3	TIO2	27	V _{CCQ}	56
SC10	11	TMS	142	$V_{\rm CCQ}$	91
SC11	144	TRST	138	V_{CCQ}	126
SC12	143	TXD	14	V _{CCS}	8
SCK0	17	V _{CC} A	74	V _{CCS}	25
SCK1	16	V _{CCA}	80	WR	67
SCLK	15	Vcca	86	XTAL	53
SRD0	7	V _{CCA}	95		

TQFP Package Mechanical Drawing




Figure 3-3 DSP56303 Mechanical Information, 144-pin TQFP Package

PBGA Package Description

Top and bottom views of the PBGA package are shown in **Figure 3-4** and **Figure 3-5** with their pin-outs.




Figure 3-4 DSP56303 Plastic Ball Grid Array (PBGA), Top View




Figure 3-5 DSP56303 Plastic Ball Grid Array (PBGA), Bottom View

 Table 3-3
 DSP56303 PBGA Signal Identification by Pin Number

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
A1	Not Connected (NC), reserved	B12	D8	D9	GND
A2	SC11 or PD1	B13	D5	D10	GND
A3	TMS	B14	NC	D11	GND
A4	TDO	C1	SC02 or PC2	D12	D1
A5	MODB/IRQB	C2	STD1 or PD5	D13	D2
A6	D23	C3	TCK	D14	V _{CCD}
A7	V_{CCD}	C4	MODA/ IRQA	E 1	STD0 or PC5
A8	D19	C5	MODC/ IRQC	E2	V _{CCS}
A9	D16	C6	D22	E 3	SRD0 or PC4
A10	D14	C7	V_{CCQ}	E4	GND
A11	D11	C8	D18	E5	GND
A12	D9	C9	V _{CCD}	E6	GND
A13	D7	C10	D12	E7	GND
A14	NC	C11	V _{CCD}	E8	GND
B1	SRD1 or PD4	C12	D6	E9	GND
B2	SC12 or PD2	C13	D3	E10	GND
В3	TDI	C14	D4	E11	GND
B4	TRST	D1	PINIT/NMI	E12	A17
B5	MODD/IRQD	D2	SC01 or PC1	E13	A16
B6	D21	D3	DE	E14	D0
В7	D20	D4	GND	F1	RXD or PE0
В8	D17	D5	GND	F2	SC10 or PD0
В9	D15	D6	GND	F3	SC00 or PC0
B10	D13	D7	GND	F4	GND
B11	D10	D8	GND	F5	GND

 Table 3-3
 DSP56303 PBGA Signal Identification by Pin Number (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
F6	GND	H3	SCK0 or PC3	J14	A9
F7	GND	H4	GND	K1	V _{CCS}
F8	GND	H5	GND	K2	HREQ/HREQ, HTRQ/HTRQ, or PB14
F9	GND	H6	GND	К3	TIO2
F10	GND	H7	GND	K4	GND
F11	GND	H8	GND	K5	GND
F12	V_{CCA}	H9	GND	K6	GND
F13	A14	H10	GND	K 7	GND
F14	A15	H11	GND	K8	GND
G1	SCK1 or PD3	H12	V _{CCA}	K 9	GND
G2	SCLK or PE2	H13	A10	K10	GND
G3	TXD or PE1	H14	A11	K11	GND
G4	GND	J1	HACK/HACK, HRRQ/HRRQ, or PB15	K12	V_{CCA}
G5	GND	J2	HRW, HRD/HRD, or PB11	K13	A5
G6	GND	Ј3	HDS/HDS, HWR/HWR, or PB12	K14	A6
G7	GND	J4	GND	L1	HCS/HCS, HA10, or PB13
G8	GND	J5	GND	L2	TIO1
G9	GND	J6	GND	L3	TIO0
G10	GND	J7	GND	L4	GND
G11	GND	J8	GND	L5	GND
G12	A13	J9	GND	L6	GND
G13	V _{CCQ}	J10	GND	L7	GND
G14	A12	J11	GND	L8	GND
H1	NC	J12	A8	L9	GND
H2	V_{CCQ}	J13	A7	L10	GND

 Table 3-3
 DSP56303 PBGA Signal Identification by Pin Number (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
L11	GND	M13	A1	P1	NC
L12	V_{CCA}	M14	A2	P2	H5, HAD5, or PB5
L13	A3	N1	H6, HAD6, or PB6	P3	H3, HAD3, or PB3
L14	A4	N2	H7, HAD7, or PB7	P4	H1, HAD1, or PB1
M1	HA1, HA8, or PB9	N3	H4, HAD4, or PB4	P5	PCAP
M2	HA2, HA9, or PB10	N4	H2, HAD2, or PB2	P6	GND _{P1}
M3	HA0, HAS/HAS, or PB8	N5	RESET	P7	AA2/RAS2
M4	V _{CCH}	N6	GND_P	P8	XTAL
M5	H0, HAD0, or PB0	N7	AA3/RAS3	P9	V _{CCC}
M6	V_{CCP}	N8	CAS	P10	TA
M7	NC	N9	V _{CCQ}	P11	BB
M8	EXTAL	N10	BCLK	P12	AA1/RAS1
M9	CLKOUT	N11	BR	P13	BG
M10	BCLK	N12	V _{CCC}	P14	NC
M11	WR	N13	AA0/RAS0		
M12	RD	N14	A0 >		

Signal names are based on configured functionality. Most connections supply a single signal. Some connections provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted, but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some connections have two or more configurable functions; names assigned to these connections indicate the function for a specific configuration. For example, connection N2 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin. Unlike the TQFP package, most of the GND pins are connected internally in the center of the connection array and act as heat sink for the chip. Therefore, except for GND_P and GND_{P1} that support the PLL, other GND signals do not support individual subsystems in the chip.

 Table 3-4
 DSP56303 PBGA Signal Identification by Name

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	N14	BG	P13	D7	A13
A1	M13	BR	N11	D8 🔨	B12
A10	H13	CAS	N8	D9	A12
A11	H14	CLKOUT	M9	DE	D3
A12	G14	D0	E14	EXTAL	M8
A13	G12	D1	D12	GND	D4
A14	F13	D10	B11	GND	D5
A15	F14	D11	A11	GND	D6
A16	E13	D12	C10	GND	D7
A17	E12	D13	B10	GND	D8
A2	M14	D14	A10	GND	D9
A3	L13	D15	В9	GND	D10
A4	L14	D16	A9	GND	D11
A5	K13	D17	В8	GND	E4
A6	K14	D18	C8	GND	E5
A7	J 13	D19	A8	GND	E6
A8	J12	D2	D13	GND	E7
A9	J14	D20	В7	GND	E8
AA0	N13	D21	В6	GND	E9
AA1	P12	D22	C6	GND	E10
AA2	P7	D23	A6	GND	E11
AA3	N7	D3	C13	GND	F4
BB	P11	D4	C14	GND	F5
BCLK	M10	D5	B13	GND	F6
BCLK	N10	D6	C12	GND	F7

 Table 3-4
 DSP56303 PBGA Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
GND	F8	GND	J9	H4	N3
GND	F9	GND	J10	H5	P2
GND	F10	GND	J11	H6	N1
GND	F11	GND	K4	H7	N2
GND	G4	GND	K5	HA0	M3
GND	G5	GND	K6	HA1	M1
GND	G6	GND	K7	HA10	L1
GND	G7	GND	K8	HA2	M2
GND	G8	GND	K9	HA8	M1
GND	G9	GND	K10	HA9	M2
GND	G10	GND	K11	HACK/HACK	J1
GND	G11	GND	L4	HAD0	M5
GND	H4	GND	L5	HAD1	P4
GND	H5	GND	L6	HAD2	N4
GND	Н6	GND	L7	HAD3	Р3
GND	Н7	GND	L8	HAD4	N3
GND	H8	GND	L9	HAD5	P2
GND	H9	GND	L10	HAD6	N1
GND	H10	GND	L11	HAD7	N2
GND	H11	$\mathrm{GND}_{\mathrm{P}}$	N6	HAS/HAS	M3
GND	J4	GND _{P1}	P6	HCS/HCS	L1
GND	J5	Н0	M5	HDS/HDS	J3
GND	J6	H1	P4	HRD/HRD	J2
GND	Ј7	H2	N4	HREQ/HREQ	K2
GND	J8	Н3	Р3	HRRQ/HRRQ	J1

Table 3-4 DSP56303 PBGA Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
HRW	J2	PB14	K2	PE2	G2
HTRQ/HTRQ	K2	PB15	J1	PINIT	D1
HWR/HWR	J3	PB2	N4	RASO 1	N13
ĪRQĀ	C4	PB3	P3	RAS1	P12
ĪRQB	A5	PB4	N3	RAS2	P7
ĪRQC	C5	PB5	P2	RAS3	N7
ĪRQD	B5	PB6	N1	RD	M12
MODA	C4	PB7	N2	RESET	N5
MODB	A5	PB8	М3	RXD	F1
MODC	C5	PB9	M1	SC00	F3
MODD	B5	PC0	F3	SC01	D2
NC	A1	PC1	D2	SC02	C1
NC	A14	PC2	C1	SC10	F2
NC	B14	PC3	Н3	SC11	A2
NC	H1	PC4	E3	SC12	B2
NC	M7	PC5	E1	SCK0	Н3
NC	P1	PCAP	P5	SCK1	G1
NC	P14	PD0	F2	SCLK	G2
NMI NMI	D1	PD1	A2	SRD0	E3
PB0	M5	PD2	B2	SRD1	B1
PB1	P4	PD3	G1	STD0	E1
PB10	M2	PD4	B1	STD1	C2
PB11	J2	PD5	C2	TA	P10
PB12	J3	PE0	F1	TCK	C3
PB13	L1	PE1	G3	TDI	В3

 Table 3-4
 DSP56303 PBGA Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
TDO	A4	V_{CCA}	K12	V _{CCP}	M6
TIO0	L3	V _{CCA}	L12	V_{CCQ}	C7
TIO1	L2	V _{CCC}	N12	V _{CCQ}	G13
TIO2	К3	V _{CCC}	P9	V _{CCQ}	H2
TMS	A3	V_{CCD}	A7	V _{CCQ}	N9
TRST	B4	V_{CCD}	C9	V _{CCS}	E2
TXD	G3	V_{CCD}	C11	V _{CCS}	K1
V_{CCA}	F12	V_{CCD}	D14	WR	M11
V _{CCA}	H12	V _{CCH}	M4	XTAL	P8



PBGA Package Mechanical Drawing




Figure 3-6 DSP56303 Mechanical Information, 196-pin PBGA Package

ORDERING DRAWINGS

Complete mechanical information regarding DSP56303 packaging is available by facsimile through Motorola's Mfax system. Call the following number to obtain information by facsimile:

(602) 244-6609

The Mfax automated system requests the following information:

- The receiving facsimile telephone number including area code or country code
- The caller's Personal Identification Number (PIN)

Note: For first time callers, the system provides instructions for setting up a PIN, which requires entry of a name and telephone number.

- The type of information requested:
 - Instructions for using the system
 - A literature order form
 - Specific part technical information or data sheets
 - Other information described by the system messages

A total of three documents may be ordered per call.

The DSP56303 144-pin TQFP package mechanical drawing is referenced as 918-03. The reference number for the 196-pin PBGA package is 1128-01.



SECTION 4

DESIGN CONSIDERATIONS

THERMAL DESIGN CONSIDERATIONS

An estimation of the chip junction temperature, T_J, in °C can be obtained from the equation:

Equation 1:
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

 T_A = ambient temperature °C

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W

 P_D = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

Equation 2:
$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W $R_{\theta JC}$ = package junction-to-case thermal resistance °C/W

 $R_{0CA} = package$ case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

Thermal Design Considerations

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages:

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation $(T_I T_T)/P_D$.

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, Thermal Characterization Parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

ELECTRICAL DESIGN CONSIDERATIONS

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP, and from the board ground to each GND pin.
- Use at least six 0.01– $0.1~\mu F$ bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 in per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins.
 Maximum PCB trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) <u>using CMOS levels</u>, except for the three pins with internal pull-up resistors (TRST, TMS, <u>DE</u>).
- Take special care to minimize noise levels on the V_{CCP} , GND_P , and GND_{P1} pins.
- The following pins must be asserted after power-up: \overline{RESET} and \overline{TRST} .
- If multiple DSP56303 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.

Power Consumption Considerations

- RESET must be asserted when the chip is powered up. A stable EXTAL signal should be supplied before deassertion of RESET.
- At power-up, ensure that the voltage difference between the 5 V tolerant pins and the chip V_{CC} never exceeds 3.5 V.

POWER CONSUMPTION CONSIDERATIONS

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is Alternating Current (AC), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the formula:

Equation 3: $I = C \times V \times f$

where: C = node/pin capacitance

V = voltage swing

f = frequency of node/pin toggle

Example 4-1 Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is:

Equation 4:
$$I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^6 = 5.48 \text{ mA}$$

The Maximum Internal Current (I_{CCI}max) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The Typical Internal Current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption:

- Set the EBD bit when not accessing external memory.
- Minimize external memory accesses, and use internal memory accesses.
- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.

Disable unused pin activity (e.g., CLKOUT, XTAL).

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value:

Equation 5: $I/MIPS = I/MHz = (I_{typF2} - I_{typF1})/(F2 - F1)$

where: $I_{typF2} = current$ at F2

 I_{tvpF1} = current at F1

F2 = high frequency (any specified operating frequency)

F1 = low frequency (any specified operating frequency lower than F2)

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

PLL PERFORMANCE ISSUES

The following explanations should be considered as general observations on expected PLL behavior. There is no testing that verifies these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature and voltage ranges. As defined in **Figure 2-2** on page 2-7, for input frequencies greater than 15 MHz and the MF \leq 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.

Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF \leq 4, this jitter is less than ± 0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than ± 2 ns.


Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5%. For mid-range MF (10 < MF < 500) this jitter is between 0.5% and approximately 2%. For large MF (MF > 500), the frequency jitter is 2–3%.

Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5%. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time), then the allowed jitter can be 2%. The phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed values.





SECTION 5

ORDERING INFORMATION

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and to place an order.

Table 5-1 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
				66	XC56303PV66
DSP56303 3 V	Thin Quad Flat Pack (TQFP)	144	80	XC56303PV80	
	2 V			100	XC56303PV100
	3 v	Plastic Ball Grid Array (PBGA)		66	XC56303GC66
			196	80	XC56303GC80
				100	XC56303GC100







5-2

APPENDIX A

POWER CONSUMPTION BENCHMARK

The following benchmark program permits evaluation of DSP power usage in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate (MAC) instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
; *
          Typical Power Consumption
page
                200,55,0,0,0
        nolist
I_VEC EQU $000000 ; Interrupt vectors for program debug only
START EQU $8000 ; MAIN (external) program starting address
INT_PROG EQU $100 ; INTERNAL program memory starting address
INT_XDAT EQU $0 ; INTERNAL X-data memory starting address
INT_YDAT EQU $0 ; INTERNAL Y-data memory starting address
        INCLUDE "ioequ.asm"
        INCLUDE "intequ.asm"
        list
        orq
                 P:START
        movep #$0123FF, x:M_BCR; BCR: Area 3 : 1 w.s (SRAM)
; Default: 1 w.s (SRAM)
                 #$0d0000,x:M_PCTL
                                           ; XTAL disable
        movep
                          ; PLL enable
                          ; CLKOUT disable
; Load the program
                 #INT_PROG,r0
        move
        move
                 #PROG_START,r1
        dО
                 #(PROG_END-PROG_START),PLOAD_LOOP
                 p:(r1)+,x0
        move
                 x0,p:(r0)+
        move
        nop
```

```
PLOAD_LOOP
; Load the X-data
         move
                    #INT_XDAT,r0
                    #XDAT_START,r1
         move
         do
                    #(XDAT_END-XDAT_START),XLOAD_LOOP
         move
                   p:(r1)+,x0
         move
                   x0,x:(r0)+
XLOAD_LOOP
; Load the Y-data
         move
                    #INT_YDAT,r0
         move
                    #YDAT_START,r1
                    #(YDAT_END-YDAT_START),YLOAD_LOOP
         move
                   p:(r1)+,x0
                   x0,y:(r0)+
         move
YLOAD_LOOP
          jmp
                    INT_PROG
PROG_START
                    #$0,r0
         move
                    #$0,r4
         move
         move
                    #$3f,m0
         move
                    #$3f,m4
          clr
                    а
         clr
                   b
                    \#\$0,x0
         move
         move
                    #$0,x1
                    #$0,y0
         move
                    #$0,y1
         move
         bset
                    #4,omr
                                        ; ebd
sbr
         dor
                    #60,_end
         mac
                   x0,y0,a
                            x:(r0)+,x1
                                                  y:(r4)+,y1
                            x:(r0)+,x0
         mac
                   x1,y1,a
                                                  y:(r4)+,y0
          add
                    a,b
         mac
                   x0,y0,a
                             x:(r0)+,x1
         {\tt mac}
                   x1,y1,a
                                                  y:(r4)+,y0
         move
                   b1,x:$ff
end
                    sbr
         bra
         nop
         nop
          nop
          nop
PROG_END
          nop
         nop
```

XDAT_STAR'	Γ	
;	org	x:0
	dc	\$262EB9
	dc	\$86F2FE
	dc	\$E56A5F
	dc	\$616CAC
	dc	\$8FFD75
	dc	\$9210A
	dc	\$A06D7B
	dc	\$CEA798
	dc	\$8DFBF1
	dc	\$A063D6
	dc	\$6C6657
	dc	\$C2A544
	dc	\$A3662D
	dc	\$A4E762
	dc	\$84F0F3
	dc	\$E6F1B0
	dc	\$B3829
	dc	\$8BF7AE
	dc	\$63A94F
	dc	\$EF78DC
	dc	\$242DE5
	dc	\$A3E0BA
	dc	\$EBAB6B
	dc	\$8726C8
	dc	\$CA361
	dc	\$2F6E86
	dc	\$A57347
	dc	\$4BE774
	dc	\$8F349D
	dc	\$A1ED12
	dc	\$4BFCE3
	dc	\$EA26E0
	dc	\$CD7D99
	dc	\$4BA85E
	dc	\$27A43F
	dc	\$A8B10C
	dc	\$D3A55
	dc	\$25EC6A
	dc	\$2A255B
	dc	\$A5F1F8
	dc	\$2426D1
	dc	\$AE6536
	dc	\$CBBC37
	dc	\$6235A4
	dc	\$37F0D
	dc	\$63BEC2
	dc	\$A5E4D3
	dc	\$8CE810
	dc	\$3FF09

d d d d d d d d d d d d d d d d d d d		\$60E50E \$CFFB2F \$40753C \$8262C5 \$CA641A \$EB3B4B \$2DA928 \$AB6641 \$28A7E6 \$4E2127 \$482FD4 \$7257D \$E53C72 \$1A8C3 \$E27540
YDAT_START		
	ra	y:0
, d	rg C	у·0 \$5В6DA
d		\$3B0DA \$C3F70B
d.		\$6A39E8
d.		\$81E801
d	-	\$C666A6
d		\$46F8E7
d		\$AAEC94
d		\$24233D
d		\$802732
d		\$2E3C83
d		\$A43E00
d		\$C2B639
d		\$85A47E
d		\$ABFDDF
d		\$F3A2C
d		\$2D7CF5
d		\$E16A8A
d		\$ECB8FB
d		\$4BED18
d		\$43F371
d		\$83A556
d		\$E1E9D7
d		\$ACA2C4
d		\$8135AD
d		\$2CE0E2
d		\$8F2C73
d		\$432730
d		\$A87FA9
d		\$4A292E
d		\$A63CCF
d		\$6BA65C
d		\$E06D65
d		\$1AA3A
d		\$A1B6EB

```
dc
             $48AC48
       dc
              $EF7AE1
       dc
              $6E3006
             $62F6C7
       dc
             $6064F4
       dc
             $87E41D
       dc
              $CB2692
       dc
              $2C3863
       dc
             $C6BC60
             $43A519
       dc
       dc
              $6139DE
       dc
              $ADF7BF
       dc
              $4B3E8C
       dc
              $6079D5
       dc
              $E0F5EA
             $8230DB
       dc
             $A3B778
             $2BFE51
       dc
       dc
              $E0A6B6
       dc
             $68FFB7
       dc
             $28F324
       dc
             $8F2E8D
             $667842
       dc
              $83E053
       dc
       dc
              $A1FD90
       dc
             $6B2689
       dc
             $85B68E
       dc
             $622EAF
             $6162BC
       dc
       dc
              $E4A245
YDAT_END
EQUATES for DSP56303 I/O registers and ports
    Last update: June 11 1995
* * *
      page 132,55,0,0,0
      opt
            mex
ioequ ident 1,0
    EQUATES for I/O Port Programming
```

```
;-----
         Register Addresses
M_HDR EQU $FFFFC9 ; Host port GPIO data Register
M_HDDR EQU $FFFFC8 ; Host port GPIO direction Register
M_PCRC EQU $FFFFBF ; Port C Control Register
M_PRRC EQU $FFFFBE ; Port C Direction Register
M_PDRC EQU $FFFFBD ; Port C GPIO Data Register
M_PCRD EQU $FFFFAF ; Port D Control register
M_PRRD EQU $FFFFAE ; Port D Direction Data Register
M_PDRD EQU $FFFFAD ; Port D GPIO Data Register
M_PCRE EQU $FFFF9F ; Port E Control register
M_PRRE EQU $FFFF9E ; Port E Direction Register
M_PDRE EQU $FFFF9D ; Port E Data Register
M_OGDB EQU $FFFFFC ; OnCE GDB Register
;-----
        EQUATES for Host Interface
        Register Addresses
M_HCR EQU $FFFFC2 ; Host Control Register
M_HSR EQU $FFFFC3 ; Host Status Rgister
M_HPCR EQU $FFFFC4 ; Host Polarity Control Register
M_HBAR EQU $FFFFC5
                                  ; Host Base Address Register
M_HRX EQU $FFFFC6
                                  ; Host Receive Register
M_HTX EQU $FFFFC7
                                  ; Host Transmit Register
; HCR bits definition
M_HRIE EQU \$0 ; Host Receive interrupts Enable M_HTIE EQU \$1 ; Host Transmit Interrupt Enable M_HCIE EQU \$2 ; Host Command Interrupt Enable
                                  ; Host Flag 2
M_HF2 EQU $3
M_HF3 EQU $4
                                    ; Host Flag 3
        HSR bits definition
M_{HRDF} EQU $0 ; Host Receive Data Full
M_HTDE EQU $1
M_HCP EQU $2
M_HF0 EQU $3
                             ; Host Receive Data Emptiy ; Host Command Pending
                                  ; Host Flag 0
M_HF1 EQU $4
                                  ; Host Flag 1
; HPCR bits definition
M HGEN EQU $0
                         ; Host Port GPIO Enable
```

```
;-----
        EQUATES for Serial Communications Interface (SCI)
 ;-----
         Register Addresses
SCI Control Register Bit Flags
                               ; Word Select Mask (WDS0-WDS3)
; Word Select 0
; Word Select 1
; Word Select 2
; SCI Shift Direction
 M WDS EOU $7
 M_WDS0 EQU 0
 M_WDS1 EQU 1
 M_WDS2 EQU 2
 M_SSFTD EQU 3
M_SSFTD EQU 3 ; SCI Shift Direction

M_SBK EQU 4 ; Send Break

M_WAKE EQU 5 ; Wakeup Mode Select

M_RWU EQU 6 ; Receiver Wakeup Enable

M_WOMS EQU 7 ; Wired-OR Mode Select

M_SCRE EQU 8 ; SCI Receiver Enable

M_SCTE EQU 9 ; SCI Transmitter Enable

M_ILIE EQU 10 ; Idle Line Interrupt Enable

M_SCRIE EQU 11 ; SCI Receive Interrupt Enable

M_SCTIE EQU 12 ; SCI Transmit Interrupt Enable
```

```
M_TMIE EQU 13 ; Timer Interrupt Rate
M_SCKP EQU 15 ; SCI Clock Polarity
; SCI Error Interrupt I
                                              ; Timer Interrupt Enable
                                              ; SCI Error Interrupt Enable (REIE)
           SCI Status Register Bit Flags
                            ; Transmitter Empty
; Transmit Data Regis
; Receive Data Regis
; Idle Line Flag
M_TRNE EQU 0
M_TDRE EQU 1
                                              ; Transmit Data Register Empty
                                              ; Receive Data Register Full
M_RDRF EQU 2
M_IDLE EQU 3
M_OR EQU 4
                                              ; Overrun Error Flag
                                            ; Parity Error
; Framing Error Flag
M_PE EQU 5
M_FE EQU 6
M R8 EQU 7
                                              ; Received Bit 8 (R8) Address
           SCI Clock Control Registe
r
                                 ; Clock Divider Mask (CD0-CD11)
M_CD EQU $FFF
M_COD EQU 12
                                              ; Clock Out Divider
M_SCP EQU 13
                                              ; Clock Prescaler
                                           ; Receive Clock Mode Source Bit
; Transmit Clock Source Bit
M RCM EQU 14
M_TCM EQU 15
 ;-----
 ; EQUATES for Synchronous Serial Interface (SSI)
           Register Addresses Of SSIO
; Register Addresses Of SSIO
M_TX00 EQU $FFFFBC ; SSIO Transmit Data Register 0
M_TX01 EQU $FFFFBB ; SSIO Transmit Data Register 1
M_TX02 EQU $FFFFBA ; SSIO Transmit Data Register 2
M_TSRO EQU $FFFFB9 ; SSIO Transmit Data Register 2
M_RX0 EQU $FFFFB8 ; SSIO Time Slot Register
M_RX0 EQU $FFFFB8 ; SSIO Receive Data Register
M_CRBO EQU $FFFFB7 ; SSIO Status Register
M_CRBO EQU $FFFFB6 ; SSIO Control Register B
M_CRAO EQU $FFFFB5 ; SSIO Control Register A
M_TSMAO EQU $FFFFB4 ; SSIO Transmit Slot Mask Register A
M_TSMBO EQU $FFFFB3 ; SSIO Transmit Slot Mask Register B
M_RSMAO EQU $FFFFB2 ; SSIO Receive Slot Mask Register B
M_RSMBO EQU $FFFFB1 ; SSIO Receive Slot Mask Register B
            Register Addresses Of SSI1
M_{TX10} EQU $FFFFAC ; SSI1 Transmit Data Register 0
M_TX11 EQU $FFFFAB ; SSI1 Transmit Data Register 1
M_TX12 EQU $FFFFAA ; SSI1 Transmit Data Register 2
M_TSR1 EQU $FFFFA9 ; SSI1 Time Slot Register
```

```
M_RX1 EQU $FFFFA8 ; SSI1 Receive Data Register
M_SSISR1 EQU $FFFFA7 ; SSI1 Status Register
M_CRB1 EQU $FFFFA6 ; SSI1 Control Register B
M_CRA1 EQU $FFFFA5 ; SSI1 Control Register A
M_TSMA1 EQU $FFFFA4 ; SSI1 Transmit Slot Mask Register A
M_TSMB1 EQU $FFFFA3 ; SSI1 Transmit Slot Mask Register B
M_RSMA1 EQU $FFFFA2 ; SSI1 Receive Slot Mask Register A
M_RSMB1 EQU $FFFFA1 ; SSI1 Receive Slot Mask Register B
   M_RX1 EQU $FFFFA8
                                                    ; SSI1 Receive Data Register
                 SSI Control Register A Bit Flags
   M_PM EQU $FF
                                                     ; Prescale Modulus Select Mask (PMO-PM7)
  M_PSR EQU 11 ; Prescaler Range

M_DC EQU $1F000 ; Frame Rate Divider Control Mask (DC0-DC7)

M_ALC EQU 18 ; Alignment Control (ALC)

M_WL EQU $380000 ; Word Length Control Mask (WL0-WL7)

M_SSC1 EQU 22 ; Select SC1 as TR #0 drive enable (SSC1)
                SSI Control Register B Bit Flags
M_OF EQU $3
                                                    ; Serial Output Flag Mask
                SSI Status Register Bit Flags
   M_IF EQU $3
                                                     ; Serial Input Flag Mask
   M_IF0 EQU 0
                                                       ; Serial Input Flag 0
```

```
M_IF1 EQU 1
                             ; Serial Input Flag 1
M_IF1 EQU 1
M_TFS EQU 2
M_RFS EQU 3
M_TUE EQU 4
                           ; Transmit Frame Sync Flag
; Receive Frame Sync Flag
; Transmitter Underrun Error FLag
; Receiver Overrun Error Flag
M ROE EQU 5
M_TDE EQU 6
                             ; Transmit Data Register Empty
M_RDF EQU 7
                             ; Receive Data Register Full
; SSI Transmit Slot Mask Register A
M_SSTSA EQU $FFFF
                       ; SSI Transmit Slot Bits Mask A (TS0-TS15)
; SSI Transmit Slot Mask Register B
M_SSTSB EQU $FFFF
                      ; SSI Transmit Slot Bits Mask B (TS16-TS31)
; SSI Receive Slot Mask Register A
M_SSRSA EQU $FFFF ; SSI Receive Slot Bits Mask A (RS0-RS15)
; SSI Receive Slot Mask Register B
M_SSRSB EQU $FFFF ; SSI Receive Slot Bits Mask B (RS16-RS31)
;_________
       EQUATES for Exception Processing
 ;-----
       Register Addresses
; Interrupt Priority Register Core (IPRC)
                       ; IRQA Mode Mask
M_IAL EQU $7
M_IALO EQU O
                             ; IRQA Mode Interrupt Priority Level (low)
M_IAL1 EQU 1
                             ; IRQA Mode Interrupt Priority Level (high)
M_IAL2 EQU 2
                             ; IRQA Mode Trigger Mode
M_IAL2 EQU 2 ; IRQA Mode Trigger Mode

M_IBL EQU $38 ; IRQB Mode Mask

M_IBL0 EQU 3 ; IRQB Mode Interrupt Priority Level (low)

M_IBL1 EQU 4 ; IRQB Mode Interrupt Priority Level (high)

M_IBL2 EQU 5 ; IRQB Mode Trigger Mode

M_ICL EQU $1C0 ; IRQC Mode Mask

M_ICL0 EQU 6 ; IRQC Mode Interrupt Priority Level (low)

M_ICL1 EQU 7 ; IRQC Mode Interrupt Priority Level (high)
```

```
Interrupt Priority Register Peripheral (IPRP)
EQUATES for TIMER
;-----
Register Addresses Of TIMERO
```

```
M_TCSR0 EQU $FFFF8F
                              ; Timer 0 Control/Status Register
M_TLRO EQU $FFFF8E
                              ; TIMERO Load Reg
M_TCPR0 EQU $FFFF8D
                              ; TIMERO Compare Register
M_TCR0 EQU $FFFF8C
                              ; TIMERO Count Register
         Register Addresses Of TIMER1
M_TCSR1 EQU $FFFF8B
                              ; TIMER1 Control/Status Register
M_TLR1 EQU $FFFF8A
                              ; TIMER1 Load Reg
M_TCPR1 EQU $FFFF89
                              ; TIMER1 Compare Register
M_TCR1 EQU $FFFF88
                              ; TIMER1 Count Register
         Register Addresses Of TIMER2
M_TCSR2 EQU $FFFF87
                           ; TIMER2 Control/Status Register
M_TLR2 EQU $FFFF86
                                          ; TIMER2 Load Reg
M_TCPR2 EQU $FFFF85 ; TIMER2 Compare Register
M_TCR2 EQU $FFFF84
                                       ; TIMER2 Count Register
                                          ; TIMER Prescaler Load Register
M_TPLR EQU $FFFF83
M_TPCR EQU $FFFF82
                                          ; TIMER Prescalar Count Register
       Timer Control/Status Register Bit Flags
M_TE EQU 0
                   ; Timer Enable
M_TOIE EQU 1 ; Timer Overflow Interrupt Enable
M_TCIE EQU 2 ; Timer Compare Interrupt Enable
M_TC EQU $F0 ; Timer Control Mask (TC0-TC3)
                    ; Inverter Bit
M_INV EQU 8
                  ; Timer Restart Mode
; Direction Bit
M_TRM EQU 9
M_DIR EQU 11
M_DI EQU 12
                   ; Data Input
M_DO EQU 13 ; Data Output
M_PCE EQU 15 ; Prescaled Clock Enable
M_TOF EQU 20 ; Timer Overflow Flag
M_TCF EQU 21 ; Timer Compare Flag
M_TCF EQU 21
                    ; Timer Compare Flag
       Timer Prescaler Register Bit Flags
M_PS EQU $600000 ; Prescaler Source Mask
M_PS0 EQU 21
M_PS1 EQU 22
         Timer Control Bits
M\_TC0 EQU 4 ; Timer Control 0
M_TC1 EQU 5 ; Timer Control 1
M_TC2 EQU 6 ; Timer Control 2
M_TC3 EQU 7 ; Timer Control 3
M_TC3 EQU 7
                    ; Timer Control 3
```

```
EQUATES for Direct Memory Access (DMA)
;-----
       Register Addresses Of DMA
M_DSTR EQU FFFFF4
                                  ; DMA Status Register
M_DORO EQU $FFFFF3 ; DMA Offset Register 0
M_DOR1 EQU $FFFFFF2 ; DMA Offset Register 1
M_DOR2 EQU $FFFFF1 ; DMA Offset Register 2
M_DOR3 EQU $FFFFF0 ; DMA Offset Register 3
       Register Addresses Of DMA0
M_DSR0 EQU $FFFFEF ; DMA0 Source Address Register
M_DDR0 EQU $FFFFEE ; DMA0 Destination Address Register
M_DCOO EQU $FFFFED ; DMA0 Counter
M_DCRO EQU $FFFFEC ; DMAO Control Register
       Register Addresses Of DMA1
M_DSR1 EQU $FFFFEB ; DMA1 Source Address Register
M DDR1 EQU $FFFFEA; DMA1 Destination Address Register
M_DCO1 EQU $FFFFE9 ; DMA1 Counter
M_DCR1 EQU $FFFFE8 ; DMA1 Control Register
       Register Addresses Of DMA2
M_DSR2 EQU $FFFFE7 ; DMA2 Source Address Register
M_DDR2 EQU $FFFFE6 ; DMA2 Destination Address Register
M_DCO2 EQU $FFFFE5 ; DMA2 Counter
M_DCR2 EQU $FFFFE4 ; DMA2 Control Register
       Register Addresses Of DMA4
M_DSR3 EQU $FFFFE3 ; DMA3 Source Address Register
M_DDR3 EQU $FFFFE2 ; DMA3 Destination Address Register
M_DCO3 EQU $FFFFE1 ; DMA3 Counter
M_DCR3 EQU $FFFFE0 ; DMA3 Control Register
       Register Addresses Of DMA4
M_DSR4 EQU $FFFFDF ; DMA4 Source Address Register
M_DDR4 EQU $FFFFDE ; DMA4 Destination Address Register
M_DCO4 EQU $FFFFDD ; DMA4 Counter
M_DCR4 EQU $FFFFDC ; DMA4 Control Register
       Register Addresses Of DMA5
```

```
M_DSR5 EQU $FFFFDB ; DMA5 Source Address Register
M_DDR5 EQU $FFFFDA ; DMA5 Destination Address Register
M_DCO5 EQU $FFFFD9 ; DMA5 Counter
M_DCR5 EQU $FFFFD8 ; DMA5 Control Register
           DMA Control Register
M_DSS EQU $3
                    ; DMA Source Space Mask (DSS0-Dss1)
M_DSS0 EQU 0
                    ; DMA Source Memory space 0
M_DSS1 EQU 1
                    ; DMA Source Memory space 1
M_DDS EQU $C
                    ; DMA Destination Space Mask (DDS-DDS1)
M_DPR EQU $60000 ; DMA Channel Priority
M DTM EOU $380000 ; DMA Transfer Mode Mask (DTM2-DTM0)
M_DTMO EQU 19 ; DMA Transfer Mode 0
                    ; DMA Transfer Mode 1
M_DTM1 EQU 20
M_DTM1 EQU 20 , DMA Transfer Mode 1
M_DTM2 EQU 21 ; DMA Transfer Mode 2
                   ; DMA Interrupt Enable bit
M_DIE EQU 22
                    ; DMA Channel Enable bit
M_DE EQU 23
         DMA Status Register
M DTD EOU $3F
                    ; Channel Transfer Done Status MASK (DTD0-DTD5)
M_DTD0 EQU 0 ; DMA Channel Transfer Done Status 0
M_DTD1 EQU 1 ; DMA Channel Transfer Done Status 1
M_DTD2 EQU 2 ; DMA Channel Transfer Done Status 2
M_DTD3 EQU 3 ; DMA Channel Transfer Done Status 3
M_DTD4 EQU 4 ; DMA Channel Transfer Done Status 3
M_DTD5 EQU 5 ; DMA Channel Transfer Done Status 4
M_DTD5 EQU 5 ; DMA Channel Transfer Done Status 5
M_DACT EQU 8 ; DMA Active State
M_DCH EQU $E00 ; DMA Active Channel Mask (DCH0-DCH2)
M_DCH0 EQU 9 ; DMA Active Channel 0
M_DCH1 EQU 10 ; DMA Active Channel 1
M_DCH2 EQU 11 ; DMA Active Channel 2
;-----
```

```
EQUATES for Phase Locked Loop (PLL)
      Register Addresses Of PLL
M PCTL EQU $FFFFFD ; PLL Control Register
      PLL Control Register
M_MF EQU $FFF
                 : Multiplication Factor Bits Mask (MF0-MF11)
M_DF EQU $7000
                 ; Division Factor Bits Mask (DF0-DF2)
                 ; XTAL Range select bit
M_XTLR EQU 15 ; XTAL Range select
M_XTLD EQU 16 ; XTAL Disable Bit
M_PSTP EQU 17 ; STOP Processing S
M_XTLR EQU 15
                 ; STOP Processing State Bit
M_PEN EQU 18 ; PLL Enable Bit
M_PCOD EQU 19 ; PLL Clock Output Disable Bit
M_PD EQU $F00000 ; PreDivider Factor Bits Mask (PD0-PD3)
      EQUATES for BIU
;-----
; Register Addresses Of BIU
M_BCR EQU $FFFFFB ; Bus Control Register
M_DCR EQU $FFFFFA ; DRAM Control Register
M_AARO EQU $FFFFF9 ; Address Attribute Register 0
M_AAR1 EQU $FFFFF8 ; Address Attribute Register 1
M AAR2 EQU $FFFFF7 ; Address Attribute Register 2
M AAR3 EQU $FFFFF6 ; Address Attribute Register 3
M_IDR EQU $FFFFF5 ; ID Register
; Bus Control Register
M_BA0W EQU $1F
                 ; Area 0 Wait Control Mask (BA0W0-BA0W4)
M_BA1W EQU $3E0 ; Area 1 Wait Control Mask (BA1W0-BA14)
M_BA2W EQU $1C00 ; Area 2 Wait Control Mask (BA2W0-BA2W2)
M_BA3W EQU $E000 ; Area 3 Wait Control Mask (BA3W0-BA3W3)
M_BDFW EQU $1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4)
M_BBS EQU 21 ; Bus State
M BLH EQU 22
                 ; Bus Lock Hold
M BRH EQU 23 ; Bus Request Hold
; DRAM Control Register
```

```
; In Page Wait States Bits Mask (BCW0-BCW1)
M_BCW EQU $3
                      ; Out Of Page Wait States Bits Mask (BRW0-BRW1)
M_BRW EQU $C
M_BPS EQU $300 ; DRAM Page Size Bits Mask (BPS0-BPS1)
M_BPLE EQU 11 ; Page Logic Enable
M_BME EQU 12 ; Mastership Enable
                      ; Refresh Enable
M_BRE EQU 13
M BSTR EQU 14 ; Software Triggered Refresh
M_BRF EQU $7F8000 ; Refresh Rate Bits Mask (BRF0-BRF7)
M_BRP EQU 23
                 ; Refresh prescaler
          Address Attribute Registers
                    ; Ext. Access Type and Pin Def. Bits Mask (BAT0-BAT1)
M BAT EQU $3
M_BAAP EQU 2
                      ; Address Attribute Pin Polarity
                   ; Program Space Enable
; X Data Space Enable
; Y Data Space Enable
M BPEN EOU 3
M BXEN EQU 4
M_BYEN EQU 5
M_BAM EQU 6
                      ; Address Muxing
M_BAC EQU $FFF000 ; Address to Compare Bits Mask (BAC0-BAC11)
          control and status bits in SR
M CP EQU $c00000 ; mask for CORE-DMA priority bits in SR
M CA EOU 0 ; Carry
M_V EQU 1
                      ; Overflow
M_Z EQU 2
                       ; Zero
M_N EQU 3
                      ; Negative
M_U EQU 4
                      ; Unnormalized
M_E EQU 5
                      ; Extension
M_L EQU 6 ; Limit

M_S EQU 7 ; Scaling Bit

M_IO EQU 8 ; Interupt Mask Bit 0

M_II EQU 9 ; Interupt Mask Bit 1

M_SO EQU 10 ; Scaling Mode Bit 0

M_SI EQU 11 ; Scaling Mode Bit 1

M_SC EQU 13 ; Sixteen_Bit Compatibility

M_DM EQU 14 ; Double Precision Multiply

M_LF EQU 15 ; DO-Loop Flag

M_FV EQU 16 ; DO-Forever Flag

M_SA EQU 17 ; Sixteen_Bit Arithmetic

M_CE EQU 19 ; Instruction Cache Enable
M_L EQU 6
                      ; Limit
M_CE EQU 19
                      ; Instruction Cache Enable
M_SM EQU 20
                      ; Arithmetic Saturation
M_RM EQU 21
                       ; Rounding Mode
M_CP0 EQU 22
                      ; bit 0 of priority bits in SR
                      ; bit 1 of priority bits in SR
M_CP1 EQU 23
         control and status bits in OMR
M_CDP EQU $300 ; mask for CORE-DMA priority bits in OMR
M MA equ0
                      ; Operating Mode A
```

```
M_MB equ1
                     ; Operating Mode B
M\_MC
         equ2
                     ; Operating Mode C
                     ; Operating Mode D
M_MD equ3
M_EBD EQU 4
                    ; External Bus Disable bit in OMR
M_SD EQU 6
                    ; Stop Delay
                    ; Memory Switch bit in OMR
M_MS EQU 7
                    ; bit 0 of priority bits in OMR
M_CDP0 EQU 8
M_CDP1 EQU 9
                    ; bit 1 of priority bits in OMR
                    ; Burst Enable
M_BEN
        EQU 10
M_TAS EQU 11
                     ; TA Synchronize Select
M_BRT EQU 12
                    ; Bus Release Timing
M_ATE EQU 15
                    ; Address Tracing Enable bit in OMR.
                    ; Stack Extension space select bit in OMR.
M_XYS EQU 16
M_EUN EQU 17 ; Extensed stack UNderflow flag in OMR.

M_EOV EQU 18 ; Extended stack OVerflow flag in OMR.

M_WRP EQU 19 ; Extended WRaP flag in OMR.

M_SEN EQU 20 ; Stack Extension Enable bit in OMR.
```

```
* *
  EQUATES for DSP56303 interrupts
  Last update: June 11 1995
page 132,55,0,0,0
    opt
        mex
intequ ident 1,0
       @DEF(I_VEC)
    ; leave user definition as is.
    else
I_VEC EQU $0
    endif
; Non-Maskable interrupts
```

```
I_STACK EQU I_VEC+$02
              ; Stack Error
I_ILL EQU I_VEC+$04
              ; Illegal Instruction
              ; Debug Request
I_DBG EQU I_VEC+$06
I_TRAP EQU I_VEC+$08
              ; Trap
I_NMI_EQU_I_VEC+$0A
              ; Non Maskable Interrupt
;-----
; Interrupt Request Pins
;-----
I_IRQA EQU I_VEC+$10
              ; IRQA
I_IRQB EQU I_VEC+$12
I_IRQC EQU I_VEC+$14
              ; IRQC
I_IRQD EQU I_VEC+$16
              ; IRQD
;-----
; DMA Interrupts
;-----
I_DMA1 EQU I_VEC+$1A
              ; DMA Channel 1
I_DMA2 EQU I_VEC+$1C
              ; DMA Channel 2
I_DMA3 EQU I_VEC+$1E
              ; DMA Channel 3
              ; DMA Channel 4
I_DMA4 EQU I_VEC+$20
I_DMA5 EQU I_VEC+$22
              ; DMA Channel 5
;-----
; Timer Interrupts
;-----
I_TIMOC EQU I_VEC+$24
              ; TIMER 0 compare
I_TIMOOF EQU I_VEC+$26
              ; TIMER 0 overflow
I_TIM1C EQU I_VEC+$28
              ; TIMER 1 compare
I_TIM1OF EQU I_VEC+$2A
              ; TIMER 1 overflow
I_TIM2C EQU I_VEC+$2C
              ; TIMER 2 compare
I_TIM2OF EQU I_VEC+$2E
              ; TIMER 2 overflow
;-----
; ESSI Interrupts
;-----
I_SIORDE EQU I_VEC+$32
              ; ESSIO Receive Data w/ exception Status
```

```
;-----
; SCI Interrupts
;-----
                ; SCI Receive Data
I_SCIRD EQU I_VEC+$50
I_SCIRDE EQU I_VEC+$52
                ; SCI Receive Data With Exception Status
I_SCITD EQU I_VEC+$54 ; SCI Transmit I
I_SCIIL EQU I_VEC+$56 ; SCI Idle Line
I_SCITM EQU I_VEC+$58 ; SCI Timer
                ; SCI Transmit Data
;-----
; HOST Interrupts
; Host Transmit Data Empty
; Default Host Command
I_HTDE EQU I_VEC+$62
I_HC EQU I_VEC+$64
;-----
; INTERRUPT ENDING ADDRESS
I_INTEND EQU I_VEC+$FF ; last address of interrupt vector space
```



APPENDIX B BOOTSTRAP PROGRAMS

```
; BOOTSTRAP CODE FOR DSP56303 - (C) Copyright 1995 Motorola Inc.
; Revised June, 29 1995.
; Bootstrap through the Host Interface, External EPROM or SCI.
; This is the Bootstrap program contained in the DSP56303 192-word Boot
; ROM. This program can load any program RAM segment from an external
; EPROM, from the Host Interface or from the SCI serial interface.
; If MD:MC:MB:MA=1000, then the Boot ROM is bypassed and the DSP56303 will
; start fetching instructions beginning with the address $8000 assuming that
; an external memory of SRAM type is used. The accesses will be performed
; using 31 wait states with no address attributes selected (default area).
; If MC:MB:MA=001, then it loads a program RAM segment from consecutive
; byte-wide P memory locations, starting at P:$D00000 (bits 7-0).
; The memory is selected by the Address Attribute AA1 and is accessed with
; 31 wait states.
; The EPROM bootstrap code expects to read 3 bytes
; specifying the number of program words, 3 bytes specifying the address
; to start loading the program words and then 3 bytes for each program
; word to be loaded. The number of words, the starting address and the
; program words are read least significant byte first followed by the
; mid and then by the most significant byte.
; The program words will be condensed into 24-bit words and stored in
; contiguous PRAM memory locations starting at the specified starting
: address.
; After reading the program words, program execution starts from the same
; address where loading started.
; If MC:MB:MA=010, then it loads the program RAM from the SCI interface.
; The number of program words to be loaded and the starting address must
; be specified. The SCI bootstrap code expects to receive 3 bytes
```

```
; specifying the number of program words, 3 bytes specifying the address
; to start loading the program words and then 3 bytes for each program
; word to be loaded. The number of words, the starting address and the
; program words are received least significant byte first followed by the
; mid and then by the most significant byte. After receiving the
; program words, program execution starts in the same address where
; loading started. The SCI is programmed to work in asynchronous mode
; with 8 data bits, 1 stop bit and no parity. The clock source is
; external and the clock frequency must be 16x the baud rate.
; After each byte is received, it is echoed back through the SCI
; transmitter.
; If MC:MB:MA=100, then it loads the program RAM from the Host
; Interface programmed to operate in the ISA mode.
; The HOST ISA bootstrap code expects to read a 24-bit word
; specifying the number of program words, a 24-bit word specifying the address
; to start loading the program words and then a 24-bit word for each program
; word to be loaded. The program words will be stored in
; contiguous PRAM memory locations starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by
; setting the Host Flag 0 (HF0). This will start execution of the loaded
; program from the specified starting address.
; If MC:MB:MA=101, then it loads the program RAM from the Host
; Interface programmed to operate in the HC11 non multiplexed mode.
; The HOST HC11 bootstrap code expects to read a 24-bit word
; specifying the number of program words, a 24-bit word specifying the address
; to start loading the program words and then a 24-bit word for each program
; word to be loaded. The program words will be stored in
; contiguous PRAM memory locations starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by
; setting the Host Flag 0 (HF0). This will start execution of the loaded
; program from the specified starting address.
; If MC:MB:MA=110, then it loads the program RAM from the Host
; Interface programmed to operate in the 8051 multiplexed bus mode,
```

```
; in double-strobe pin configuration.
; The HOST 8051 bootstrap code expects accesses that are byte wide.
; The HOST 8051 bootstrap code expects to read 3 bytes forming a 24-bit word
; specifying the number of program words, 3 bytes forming a 24-bit word
; specifying the address to start loading the program words and then 3 bytes
; forming 24-bit words for each program word to be loaded.
; The program words will be stored in contiguous PRAM memory locations
; starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by setting the
; Host Flag 0 (HF0). This will start execution of the loaded program from
; the specified starting address.
; The base address of the HI08 in multiplexed mode is 0x80 and is not modified
; by the bootstrap code. All the address lines are enabled and should be
; connected accordingly.
; If MC:MB:MA=111, then it loads the program RAM from the Host
; Interface programmed to operate in the MC68302 bus mode,
; in single-strobe pin configuration.
; The HOST MC68302 bootstrap code expects accesses that are byte wide.
; The HOST MC68302 bootstrap code expects to read 3 bytes forming a 24-bit word
; specifying the number of program words, 3 bytes forming a 24-bit word
; specifying the address to start loading the program words and then 3 bytes
; forming 24-bit words for each program word to be loaded.
; The program words will be stored in contiguous PRAM memory locations
; starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by setting the
; Host Flag 0 (HF0). This will start execution of the loaded program from
; the specified starting address.
BOOT
       equ
               $D00000
                               ; this is the location in P memory
                               ; on the external memory bus
                               ; where the external byte-wide
                               ; EPROM would be located
AARV
       equ
               $D00409
                               ; AAR1 selects the EPROM as CE~
                               ; mapped as P from $D00000 to
                               ; $DFFFFF, active low
M_SSR
       EQU
               $FFFF93
                               ; SCI Status Register
                               ; SCI Transmit Data Register (low)
M STXL EQU
               $FFFF95
M_SRXL EQU
               $FFFF98
                              ; SCI Receive Data Register (low)
```

```
M_SCCR EQU
                              ; SCI Clock Control Register
               $FFFF9B
       EQU
                             ; SCI Control Register
M_SCR
               $FFFF9C
M_PCRE EQU
               $FFFF9F
                              ; Port E Control register
M_AAR1 EQU
               $FFFFF8
                              ; Address Attribute Register 1
M_HPCR EQU $FFFFC4 ; Host Polarity Control Register
M_HSR EQU$FFFFC3; Host Status Register
M HRX EQU$FFFFC6; Host Receive Register
       EOU$0 ; Host Receive Data Full
HRDF
HF0
       EQU$3 ; Host Flag 0
HEN
       EQU$6 ; Host Enable
       ORG PL:$ff0000,PL:$ff0000 ; bootstrap code starts at $ff0000
START
                               ; clear a and load X0 with constant 0a0000
       clr a #$0a,X0
       jclr #2,omr,EPRSCILD ; If MC:MB:MA=0xx, go load from EPROM/SCI
       jclr #1,omr,OMR1ISO; IF MC:MB:MA=10x, go to look for ISA/HC11 options
       jclr #0,omr, I8051HOSTLD ; If MC:MB:MA=110, go load from 8051 Host
       jmp MC68302HOSTLD
                              ; If MC:MB:MA=111, go load from MC68302 Host
OMR1IS0
       jset #0,omr, HC11HOSTLD ; If MC:MB:MA=101, go load from HC11 Host
                               ; If MC:MB:MA=100, go load from ISA HOST
; This is the routine which loads a program through the HIO8 host port
; The program is downloaded from the host MCU with the following scenario:
; 1) 3 bytes - Define the program length.
; 2) 3 bytes - Define the address to which to start loading the program to.
; 3) 3n bytes (while n is any integer number)
; The program words will be stored in contiguous PRAM memory locations starting
; at the specified starting address.
; After reading the program words, program execution starts from the same address
; where loading started.
; The host MCU may terminate the loading process by setting the HF1=0 and HF0=1.
; When the downloading is terminated, the program will start execution of the
; loaded program from the specified starting address.
; The HI08 boot ROM program enables the following busses to download programs
; through the HI08 port:
  1 - ISA- Dual strobes non-multiplexed bus with negative strobe
        pulses dual positive request
  2 - HC11- Single strobe non-multiplexed bus with positive strobe
        pulse single negative request.
  4 - i8051
               - Dual strobes multiplexed bus with negative strobe pulses
        dual negative request.
  5 - MC68302 - Single strobe non-multiplexed bus with negative strobe
```

```
pulse single negative request.
ISAHOSTLD
  movep #%0101000000011000,x:M_HPCR
              ; Configure the following conditions:
              ; HAP = 0 Negative host acknowledge
              ; HRP = 1 Positive host request
              ; HCSP= 0 Negative chip select input
              ; HD/HS= 1 Dual strobes bus (RD and WR strobes)
              ; HMUX= 0 Non multiplexed bus
              ; HASP= 0 (address strobe polarity has no
                        meaning in non-multiplexed bus)
              ; HDSP= 0 Negative data strobes polarity
              ; HROD= 0 Host request is active when enabled
                      spare = 0 This bit should be set to 0 for
                      future compatibility
              ; HEN = 0 When the HPCR register is modified
                      HEN should be cleared
              ; HAEN= 0 Host acknowledge is disabled
              ; HREN= 1 Host requests are enabled
              ; HCSEN = 1 Host chip select input enabled
              ; HA9EN= 0 (address 9 enable bit has no meaning in
                        non-multiplexed bus)
              ; HA8EN= 0 (address 8 enable bit has no meaning in
                        non-multiplexed bus)
              ; HGEN= 0 Host GPIO pins are disabled
        <HI08CONT
  hra
HC11HOSTLD
  movep #%000001000011000,x:M_HPCR
        ; Configure the following conditions:
        ; HAP = 0 Negative host acknowledge
        ; HRP = 0 Negative host request
        ; HCSP= 0 Negative chip select input
        ; HD/HS= 0 Single strobe bus (R/W~ and DS strobes)
        ; HMUX= 0 Non multiplexed bus
        ; HASP= 0 (address strobe polarity has no meaning in
                   non-multiplexed bus)
        ; HDSP= 1 Negative data strobes polarity
        ; HROD= 0 Host request is active when enabled
        ; spare = 0 This bit should be set to 0 for future
                  compatibility
        ; HEN = 0 When the HPCR register is modified HEN should be
                cleared
        ; HAEN= 0 Host acknowledge is disabled
        ; HREN= 1 Host requests are enabled
        ; HCSEN = 1 Host chip select input enabled
```

```
; HA9EN= 0 (address 9 enable bit has no meaning in
                    non-multiplexed bus)
         ; HA8EN= 0 (address 8 enable bit has no meaning in
                    non-multiplexed bus)
         ; HGEN= 0 Host GPIO pins are disabled
   bra
         <HI08CONT
I8051HOSTLD
   movep #%0001110000011110,x:M HPCR
         ; Configure the following conditions:
         ; HAP = 0 Negative host acknowledge
         ; HRP = 0 Negative host request
         ; HCSP= 0 Negative chip select input
         ; HD/HS= 1 Dual strobes bus (RD and WR strobes)
         ; HMUX= 1 Multiplexed bus
         ; HASP= 1 Positive address strobe polarity
         ; HDSP= 0 Negative data strobes polarity
         ; HROD= 0 Host request is active when enabled
         ; spare = 0 This bit should be set to 0 for future
              compatibility
         ; HEN = 0 When the HPCR register is modified HEN
              should be cleared
         ; HAEN= 0 Host acknowledge is disabled
         ; HREN= 1 Host requests are enabled
         ; HCSEN = 1 Host chip select input enabled
         ; HA9EN= 1 Enable address 9 input
         ; HA8EN= 1 Enable address 8 input
         ; HGEN= 0 Host GPIO pins are disabled
         <HI08CONT
   bra
MC68302HOSTLD
   movep #%000000000111000,x:M_HPCR
         ; Configure the following conditions:
         ; HAP = 0 Negative host acknowledge
         ; HRP = 0 Negative host request
         ; HCSP= 0 Negative chip select input
         ; HD/HS= 0 Single strobe bus (R/W~ and DS strobes)
         ; HMUX= 0 Non multiplexed bus
         ; HASP= 0 (address strobe polarity has no meaning in
                    non-multiplexed bus)
         ; HDSP= 0 Negative data strobes polarity
         ; HROD= 0 Host request is active when enabled
         ; spare = 0 This bit should be set to 0 for future
               compatibility
         ; HEN = 0 When the HPCR register is modified HEN should be
               cleared
         ; HAEN= 1 Host acknowledge is enabled
         ; HREN= 1 Host requests are enabled
         ; HCSEN = 1 Host chip select input enabled
```

```
; HA9EN= 0 (address 9 enable bit has no meaning in
                  non-multiplexed bus)
        ; HA8EN= 0 (address 8 enable bit has no meaning in
                  non-multiplexed bus)
        ; HGEN= 0 Host GPIO pins are disabled
HI08CONT
  bset #HEN,x:M_HPCR
                        ; Enable the HIO8 to operate as host
                        ; interface (set HEN=1)
   jclr #HRDF,x:M_HSR,*
                       ; wait for the program length to be
                        ; written
  movep x:M_HRX,a0
   jclr #HRDF,x:M_HSR,* ; wait for the program starting address
                        ; to be written
  movep x:M_HRX,r0
  move r0,r1
  do
      a0,HI08LOOP
                        ; set a loop with the downloaded length
                              counts
HI08LL
   jset #HRDF,x:M HSR,HI08NW
                             ; If new word was loaded then jump
                             ; to read that word
   jclr #HF0,x:M HSR,HI08LL
                             ; If HF0=0 then continue with the
                             ; downloading
   enddo
                             ; Must terminate the do loop
  bra
        <HI08LOOP
HI08NW
  movep x:M_HRX,p:(r0)+; Move the new word into its destination
                        ; location in the program RAM
HI08LOOP
  bra
        <FINISH
EPRSCILD
       jclr #1,omr,EPROMLD ; If MC:MB:MA=001, go load from EPROM
; This is the routine that loads from the SCI.
; MC:MB:MA=010 - external SCI clock
SCILD
       movep #$0302,X:M_SCR ; Configure SCI Control Reg
       movep #$C000,X:M SCCR ; Configure SCI Clock Control Req
       movep #7,X:M_PCRE
                            ; Configure SCLK, TXD and RXD
       do #6, LOOP6
                            ; get 3 bytes for number of
                             ; program words and 3 bytes
                            ; for the starting address
       jclr #2,X:M SSR,*
                            ; Wait for RDRF to go high
                            ; Put 8 bits in A2
       movep X:M_SRXL,A2
```

```
jclr #1,X:M_SSR,* ; Wait for TDRE to go high
      movep A2,X:M_STXL
                           ; echo the received byte
       asr #8,a,a
LOOP6
      move al,r0
                           ; starting address for load
      move al,rl
                           ; save starting address
      do a0,_LOOP7
                      ; Receive program words
      do #3,_LOOP8
       jclr #2,X:M SSR,*
                          ; Wait for RDRF to go high
      movep X:M_SRXL,A2
                          ; Put 8 bits in A2
       jclr #1,X:M_SSR,*
                           ; Wait for TDRE to go high
      movep a2,X:M_STXL
                          ; echo the received byte
       asr #8,a,a
LOOP8
                           ; Store 24-bit result in P mem.
      movem a1,p:(r0)+
_LOOP7
      bra <FINISH
                            ; Boot from SCI done
; This is the routine that loads from external EPROM.
; MC:MB:MA=001
EPROMLD
                           ; r2 = address of external EPROM
      move #BOOT,r2
      movep #AARV, X:M_AAR1 ; aarl configured for SRAM types of access
      do #6,_LOOP9
                           ; read number of words and starting address
                           ; Get the 8 LSB from ext. P mem.
      movem p:(r2)+,a2
      asr #8,a,a
                           ; Shift 8 bit data into A1
LOOP9
      move al,r0
                           ; starting address for load
      move al,rl
                           ; save it in r1
                           ; a0 holds the number of words
      do a0,_LOOP10
                          ; read program words
      do #3,_LOOP11
                           ; Each instruction has 3 bytes
      movem p:(r2)+,a2
                          ; Get the 8 LSB from ext. P mem.
                           ; Shift 8 bit data into A1
       asr #8,a,a
LOOP11
                           ; Go get another byte.
      movem al,p:(r0)+
                           ; Store 24-bit result in P mem.
                           ; and go get another 24-bit word.
LOOP10
                            ; Boot from EPROM done
FINISH
```



INDEX

Numerics	dc electrical characteristics 2-3
5 V tolerance 1-1	Debug support iii description, general 1
A	design considerations
ac electrical characteristics 2-4 address bus 1-1 Address Trace mode iii, 2-52, 2-56 address, electronic mail ii ALU iii applications v arbitration bus timings 2-56 Arithmetic Logic Unit iii	electrical 4-3 PLL 4-5, 4-6 power consumption 4-4 thermal 4-1, 4-2 Direct Memory Access iii DMA iii document conventions ii documentation list vi Double Data Strobe 1-2 DRAM
В	out of page
benchmark test algorithm A-1 bootstrap ROM iii Boundary Scan (JTAG Port) timing diagram 2- 79 bus address 1-2 data 1-2 external address 1-6 external data 1-6 multiplexed 1-2 non-multiplexed 1-2 bus acquisition timings 2-57 bus control 1-1 bus release timings 2-58, 2-59 C	read access 2-49 wait states selection guide 2-37 write access 2-50 out of page and refresh timings 11 wait states 2-43 15 wait states 2-46 4 wait states 2-37 8 wait states 2-40 Page mode read accesses 2-36 wait states selection guide 2-26 write accesses 2-35 Page mode timings 1 wait states 2-27 2 wait states 2-29
Clock 1-5 clock 1-1 external 2-5 operation 2-7 clocks internal 2-5 contents ii crystal oscillator circuits 2-6 D Data Arithmetic Logic Unit iii data bus 1-1 data memory expansion iv	3 wait states 2-31 4 wait states 2-33 refresh access 2-51 DRAM controller iv DS 1-2 DSP56300 core features iii Family Manual vi DSP56303 block diagram 1 description 1 features iii specifications 2-1

Technical Data vi User's Manual vi	Host Request Double 1-2
	Single 1-2
E	HR 1-2
electrical design considerations 4-3 Enhanced Synchronous Serial Interface 1-1, 1-16, 1-17, 1-18, 1-19, 1-20, 1-21 Enhanced Synchronous Serial Interfaces v ESSI v, 1-1, 1-2, 1-16, 1-17, 1-18, 1-19, 1-20, 1-21 receiver timing 2-74 timings 2-70 transmitter timing 2-73 external address bus 1-6 external bus control 1-6, 1-7, 1-8 external bus synchronous timings (SRAM access) 2-52	information sources vi instruction cache iii internal clocks 2-5 internet address ii interrupt and mode control 1-1, 1-9, 1-10 interrupt timing 2-10 external level-sensitive fast 2-18 external negative edge-triggered 2-18 synchronous from Wait state 2-19
external clock operation 2-5	J
external data bus 1-6 external interrupt timing (negative edge-triggered) 2-18 external level-sensitive fast interrupt timing 2-18 external memory access (DMA Source) timing 2- 20	JTAG 1-24 JTAG Port iii reset timing diagram 2-80 timing 2-78, 2-79 JTAG/OnCE port 1-1
External Memory Expansion Port 1-6, 2-21	M
functional groups 1-2 functional signal groups 1-1 G general description 1 General Purpose Input/Output v GPIO v, 1-2, 1-23 Timers 1-2 GPIO timing 2-77 Ground 1-4 PLL 1-4 ground 1-1	maximum ratings 2-1, 2-2 Memory Expansion Port iii mode control 1-9, 1-10 Mode select timing 2-10 multiplexed bus 1-2 multiplexed bus timings read 2-65 write 2-66 N non-multiplexed bus 1-2 non-multiplexed bus timings read 2-63 write 2-64
Н	0
helpline electronic mail (email) address ii HI08 v, 1-1, 1-2, 1-11, 1-12, 1-13, 1-14, 1-15 Host Interface v, 1-1, 1-2, 1-11, 1-12, 1-13, 1- 14, 1-15 Host Interface timing 2-60 host port configuration 1-12 usage considerations 1-11	off-chip memory iii OnCE module timing 2-80 OnCE module iii, 1-24 Debug request 2-80 OnCE/JTAG 1-2 on-chip DRAM controller iv On-Chip Emulation module iii

on-chip memory iii	Serial Communications Interface v, 1-22
operating mode select timing 2-19	Serial Communications Interface (SCI) 1-1
ordering information 5-1	signal groupings 1-1
•	signals 1-1
P	functional grouping 1-2
package	Single Data Strobe 1-2
144-pin TQFP 3-1	SRAM 2-54
196-pin PBGA 3-1	Access 2-52
PBGA description 3-10, 3-11, 3-12, 3-15, 3-	read access 2-25
19	read and write accesses 2-21
TQFP description 3-2, 3-3, 3-4, 3-6, 3-9	support iv
PBGA 3-1	write access 2-25
	Stop mode v
ball grid drawing (bottom) 3-11	Stop state
ball grid drawing (top) 3-10	recovery from 2-19, 2-20
ball list by name 3-15	Stop timing 2-10
ball list by number 3-12	supply voltage 2-2
mechanical drawing 3-19	Switch mode iii
PCU iii	synchronous bus timings
Phase Lock Loop iii, 2-9	SRAM
PLL iii, 1-1, 1-5, 2-9	2 wait states 2-55
Characteristics 2-9	
performance issues 4-5	SRAM 1 wait state (BCR controlled) 2-54
PLL design considerations 4-5, 4-6	synchronous interrupt from Wait state timing 2
PLL performance issues 4-6	19
Port A 1-1, 1-6	synchronous Reset timing 2-17
Port B 1-1, 1-2, 1-12, 1-13, 1-14, 1-15	T
Port C 1-1, 1-2, 1-16, 1-17, 1-18	•
Port D 1-1, 1-2, 1-19, 1-20, 1-21	table of contents ii
Port E 1-1, 1-22	TAP iii
Power 1-3	target applications v
power 1-1	technical assistance ii
power consumption benchmark test A-1	Test Access Port iii
power consumption design considerations 4-4	Test Access Port timing diagram 2-79
power management v	Test Clock (TCLK) input timing diagram 2-78
Program Control Unit iii	thermal characteristics 2-2
program memory expansion iv	thermal design considerations 4-1, 4-2
program RAM iii	Timer
В	event input restrictions 2-75
R	interrupt generation 2-76
recovery from Stop state using \overline{IRQA} 2-19, 2-20	timing 2-75
RESET 1-9	Timers 1-1, 1-2, 1-23
Reset timing 2-10, 2-17	timing
synchronous 2-17	interrupt 2-10
ROM, bootstrap iii	mode select 2-10
	Reset 2-10
S	Stop 2-10
cor 1 2 1 22	TQFP 3-1
SCI v, 1-2, 1-22	mechanical drawing 3-9
Asynchronous mode timing 2-69	pin list by name 3-6
Synchronous mode timing 2-69	pin list by number 3-4
timing 2-67	ı J

pin-out drawing (bottom) 3-3 pin-out drawing (top) 3-2

W

Wait mode v World Wide Web vi

X

X data RAM iii

Υ

Y data RAM iii

OnCE and Mfax are trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 303-675-2140 1 (800) 441-2447

Mfax™:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609 US & Canada ONLY (800) 774-1848 Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298

Technical Resource Center:

1 (800) 521-6274

DSP Helpline dsphelp@dsp.sps.mot.com

Japan:

Nippon Motorola Ltd. SPD, Strategic Planning Office 4-32-1, Nishi-Gotanda Sinagawa-ku, Tokyo 141, Japan 81-3-5487-8488

Internet:

http://www.motorola-dsp.com

