Low Voltage PLL Intelligent Dynamic Clock (IDCS) Switch

The XC9893 is a 2.5V and 3.3V compatible, PLL based intelligent dynamic clock switch and generator specifically designed for redundant clock distribution systems. The device receives two LVCMOS clock signals and generates 12 phase aligned output clocks. The XC9893 is able to detect a failing reference clock signal and to dynamically switch to a redundant clock signal. The switch from the failing clock to the redundant clock occurs without interruption of the output clock signal (output clock slews to alignment). The phase bump typically caused by a clock failure is eliminated.

The device offers 12 low skew clock outputs organized into two output banks, each configurable to support the different clock frequencies.

The extended temperature range of the XC9893 supports telecommunication and networking requirements. The device employs a fully differential PLL design to minimize jitter.

Features

- 12 output LVCMOS PLL clock generator
- 2.5V and 3.3V compatible
- · IDCS on-chip intelligent dynamic clock switch
- · Automatically detects clock failure
- Smooth output phase transition during clock failover switch
- 7.5 200 MHz output frequency range
- · LVCMOS compatible inputs and outputs
- External feedback enables zero-delay configurations
- · Supports networking, telecommunications and computer applications
- Output enable/disable and static test mode (PLL bypass)
- Low skew characteristics: maximum 50 ps output-to-output (within bank)
- 48 lead LQFP package
- Ambient operating temperature range of –40 to 85°C

Functional Description

The XC9893 is a 3.3V or 2.5V compatible PLL clock driver and clock generator. The clock generator uses a fully integrated PLL to generate clock signals from redundant clock sources. The PLL multiplies the input reference clock signal by one, two, three, four or eight. The frequency-multiplied clock drives six bank A outputs. Six bank B outputs can run at either the same frequency than bank A or at half of the bank A frequency. Therefore, bank B outputs additionally support the frequency multiplication of the input reference clock by 3÷2 and 1÷2. Bank A and bank B outputs are phase-aligned¹. Due to the external PLL feedback, the clock signals of both output banks are also phase-aligned² to the selected input reference clock, providing virtually zero-delay capability. The integrated IDCS continuously monitors both clock inputs and indicates a clock failure individually for each clock input. When a false clock signal is detected, the XC9893 switches to the redundant clock input, forcing the PLL to slowly slew to alignment and not produce any phase bumps at the outputs. Both clock inputs are interchangeable, also supporting the switch to a failed clock that was restored. The XC9893 also provides a manual mode that allows for user-controlled clock switches.

The PLL bypass of the XC9893 disables the IDCS and PLL-related specifications do not apply. In PLL bypass mode, the XC9893 is fully static in order to distribute low-frequency clocks for system test and diagnosis. Outputs of the XC9893 can be disabled (high-impedance tristate) to isolate the device from the system. Applying output disable also resets the XC9893. On power-up this reset function needs to be applied for correct operation of the circuitry. Please see the application section for power-on sequence recommendations.

The device is packaged in a 7x7 mm² 48-lead LQFP package.

The XC9893 is an interim production version release.

1. At coincident rising edges

XC9893

LOW VOLTAGE 2.5V AND 3.3V IDCS AND PLL CLOCK GENERATOR



FA SUFFIX 48-LEAD LQFP PACKAGE CASE 932









Figure 1. XC9893 Logic Diagram



It is recommended to use an external RC filter for the analog power supply pin VCC_PLL. Please see application section for details.

Figure 2. 48-Lead Package Pinout (Top View)

Table 1: PIN CONFIGURATION

Pin	I/O	Туре	Function
CLK0, CLK1	Input	LVCMOS	PLL reference clock inputs
FB	Input	LVCMOS	PLL feedback signal input, connect directly to QFB output
REF_SEL	Input	LVCMOS	Selects the primary reference clock
MAN/A	Input	LVCMOS	Selects automatic switch mode or manual reference clock selection
ALARM_RST	Input	LVCMOS	Reset of alarm flags and selected reference clock
PLL_EN	Input	LVCMOS	Select PLL or static test mode
FSEL[0:3]	Input	LVCMOS	Clock frequency selection and configuration of clock divider modes
OE/MR	Input	LVCMOS	Output enable/disable and device reset
QA[0:5]	Output	LVCMOS	Bank A clock outputs
QB[0:5]	Output	LVCMOS	Bank B clock outputs
QFB	Output	LVCMOS	Clock feedback output. QFB must be connected to FB for correct operation
ALARM0	Output	LVCMOS	Indicates clock failure on CLK0
ALARM1	Output	LVCMOS	Indicates clock failure on CLK1
CLK_IND	Output	LVCMOS	Indicates currently selected input reference clock
GND	Supply	Ground	Negative power supply
VCC_PLL	Supply	VCC	Positive power supply for the PLL (analog power supply). It is recommended to use an external RC filter for the analog power supply pin VCC_PLL. Please see the application section for details.
VCC	Supply	VCC	Positive power supply for I/O and core

Table 2: FUNCTION TABLE

Control	Default	0	1			
Inputs						
PLL_EN	0	PLL enabled. The input to output frequency relationship is that according to Table 3 if the PLL is frequency locked.	PLL bypassed and IDCS disabled. The VCO output is replaced by the reference clock signal fref. The XC9893 is in manual mode.			
MAN/A	1	Manual clock switch mode. IDCS disabled . Clock failure detection and output flags ALARM0, ALARM1, CLK_IND are enabled.	Automatic clock switch mode. IDCS enabled . Clock failure detection and output flags ALARM0, ALARM1, CLK_IND are enabled. IDCS overrides REF_SEL on a clock failure. IDCS operation requires PLL_EN = 0.			
ALARM_RST	1	ALARMO, ALARM1 and CLK_IND flags are reset: ALARM0=H, ALARM1=H and CLK_IND=REF_SEL. ALARM_RST is an one-shot function.	ALARM0, ALARM1 and CLK_IND active			
REF_SEL	0	Selects CLK0 as the primary clock source	Selects CLK1 as the secondary clock source			
FSEL[0:3]	0000	See Follo	wing Table			
OE/MR	0	Outputs enabled (active)	Outputs disabled (high impedance tristate), reset of data generators and output dividers. The XC9893 requires reset at power-up and after any loss of PLL lock. Loss of PLL lock may occur when the external feedback path is interrupted. The length of the reset pulse should be greater than two reference clock cycles (CLK0,1). MR/OE does not tristate the QFB output.			
Outputs (ALAR	Outputs (ALARMO, ALARM1, CLK_IND are valid if PLL is locked)					
ALARM0		CLK0 failure				
ALARM1		CLK1 failure				
CLK_IND		CLK0 is the reference clock	CLK1 is the reference clock			

Table 3: CLOCK FREQUENCY CONFIGURATION

Name	FSEL0	FSEL1	FSEL2	FSEL3	fore rango [MHz]	Q)Ax	QI	Зх	QFB	
Name	FSELU	FSELI	FSELZ	FSELS	fREF range [MHz]	Ratio	fQAX[MHz]	Ratio	fQBX[MHz]	QFB	
M8	0	0	0	0	15—25	fREF *8	120—200	f _{REF} * 8	120—200	fREF	
M82	0	0	0	1	15—25	IREF 0	120—200	fREF * 4	60—100	fREF	
M4	0	0	1	0	30—50	fREF * 4	120—200	fREF * 4	120—200	fREF	
M42	0	0	1	1	30—30	'REF 4	120—200	f _{REF} * 2	60—100	fREF	
M3	0	1	0	0	40—66.6	fp== * 3	120—200	f _{REF} * 3	120—200	fREF	
M32	0	1	0	1	40—00.0	40—66.6 fREF * 3		f _{REF} * 3 ÷ 2	60—100	fREF	
M2M	0	1	1	0	30—50	fp== * 2	60—100	fREF * 2	60—100	fREF	
M22M	0	1	1	1	30—30	-50 f _{REF} * 2	00 100	f _{REF} * 1	30—50	fREF	
M2H	1	0	0	0	60—100	fRFF*2	120—200	fREF * 2	120—200	fREF	
M22H	1	0	0	1	100—100	IREF 2 120 200	fREF	60—100	fREF		
M1L	1	0	1	0	15—25	fore	15—25	fREF	15—25	fREF	
M12L	1	0	1	1	15—25	fREF	10 20 IREF	15—25	f _{REF} ÷ 2	7.5—12.5	fREF
M1M	1	1	0	0	30—50	fore	30—50	fREF	20—50	fREF	
M12M	1	1	0	1	30-50	fREF	30-30	f _{REF} ÷ 2	15—25	fREF	
M1H	1	1	1	0	60—100	fore	60—100.0	fREF	60—100	fREF	
M12H	1	1	1	1	100	fREF	100.0	f _{REF} ÷ 2	30—50	fREF	

Table 4: GENERAL SPECIFICATIONS

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VTT	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
CDM	ESD Protection (Charged Device Model)	1500			V	
LU	Latch-Up Immunity	200			mA	
C _{PD}	Power Dissipation Capacitance		10		pF	Per output
C _{IN}	Input Capacitance		4.0		pF	Inputs

Table 5: ABSOLUTE MAXIMUM RATINGSa

Symbol	Characteristics	Min	Max	Unit	Condition
VCC	Supply Voltage	-0.3	3.6	V	
VIN	DC Input Voltage	-0.3	V _{CC} +0.3	V	
VOUT	DC Output Voltage	-0.3	V _{CC} +0.3	V	
I _{IN}	DC Input Current		±20	mA	
IOUT	DC Output Current		±50	mA	
TS	Storage Temperature	-65	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 6: DC CHARACTERISTICS (VCC = $3.3V \pm 5\%$, TA = -40° to 85° C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
٧ _{IH}	Input high voltage	2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input low voltage			0.8	V	LVCMOS
Vон	Output High Voltage	2.4			V	I _{OH} =-24 mA ^a
VOL	Output Low Voltage			0.55 0.30	V	I _{OL} = 24 mA I _{OL} = 12 mA
ZOUT	Output impedance		14-17		Ω	
I _{IN}	Input Current			±200	μΑ	V _{IN} =V _{CC} or GND
ICC_PLL	Maximum PLL Supply Current		2.0	5.0	mA	VCC_PLL Pin
Icc	Maximum Quiescent Supply Current			4.0	mA	All V _{CC} Pins
VTT	Output termination voltage		V _{CC} ÷2		V	

a. The XC9893 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT} . Alternatively, the device drives up to two 50Ω series terminated transmission lines.

Table 7: DC CHARACTERISTICS (V_{CC} = $2.5V \pm 5\%$, T_A = -40° to 85° C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input high voltage	1.7		V _{CC} + 0.3	V	LVCMOS
VIL	Input low voltage			0.7	V	LVCMOS
VOH	Output High Voltage	1.8			V	I _{OH} =-15 mA ^a
VOL	Output Low Voltage			0.6	V	I _{OL} = 15 mA
ZOUT	Output impedance		17-20		Ω	
IIN	Input Current			±200	μΑ	V _{IN} =V _{CC} or GND
ICC_PLL	Maximum PLL Supply Current		2.0	5.0	mA	VCC_PLL Pin
Icc	Maximum Quiescent Supply Current			4.0	mA	All V _{CC} Pins
VTT	Output termination voltage		V _{CC} ÷2		V	

a. The XC9893 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50Ω series terminated transmission lines per output.

Table 8: AC CHARACTERISTICS (VCC = $3.3V \pm 5\%$ or VCC = $2.5V \pm 5\%$, TA = -40° to 85° C)²

Input Frequency FSEL = 000x	Symbol	Characteristics	Min	Тур	Max	Unit	Condition
FSEL= 010x	fref	Input Frequency ^b FSEL= 000x	15.0		25.0	MHz	PLL locked
FSEL=010x FSEL=110x FSEL=010x FSEL=100x FSEL=10x T.5			30.0		50.0	MHz	
FSEL=100x 60.0 100.0 MHz FSEL=101x FSEL=101x FSEL=101x FSEL=100x FSEL=100x FSEL=100x FSEL=100x FSEL=100x FSEL=000x FSEL=000x FSEL=001x FSEL=001x FSEL=001x FSEL=001x FSEL=000x FSEL=100x FSEL=100x FSEL=100x FSEL=100x FSEL=100x FSEL=100x FSEL=100x FSEL=100x FSEL=110x FSEL=100x FSEL=110x FSEL=1110x FSEL=1110x		FSEL= 010x				MHz	
FSEL= 101x 15.0 50.0 MHz		FSEL= 011x	30.0		50.0	MHz	
FSEL=110x 30.0 50.0 MHz MHz						1	
FSEL = 111x						1	
Maximum Output Frequency						1	
FSEL = 000x FSEL = 001x FSEL = 000x 60.0 200.0 MHz FSEL = 101x FSEL = 110x FSEL = 110x FSEL = 110x FSEL = 110x FSEL = 111x 30.0 MHz MH			60.0		100.0	MHz	
FSEL=001x FSEL=01x FSEL=01x FSEL=01x FSEL=01x FSEL=01x FSEL=01x SOLON FSEL=01x SOLON FSEL=01x SOLON SOLON	fMAX	Maximum Output Frequency					PLL locked
FSEL = 010x 60.0 200.0 MHz MHz FSEL = 101x FSEL = 111x 30.0 MHz MHz FSEL = 111x 30.0 MHz MHz		FSEL= 000x	60.0			MHz	
FSEL= 011x FSEL= 100x FSEL= 100x FSEL= 100x FSEL= 101x FSEL= 110x FSEL= 110x FSEL= 110x FSEL= 110x FSEL= 111x So.0 MHz MHz MHz						1	
FSEL = 100x FSEL = 101x FSEL = 111x S0.0 MHz MHz						1	
FSEL = 101x FSEL = 110x FSEL = 111x S0.0 MHz MHz						1	
FSEL=110x 15.0 50.0 MHz MHz						1	
FSEL=111x 30.0 100.0 MHz						1	
FrefDC Reference Input Duty Cycle 40 60 % tr, tf CLK0, 1 Input Rise/Fall Time 1.0 ns 0.8 to 2.0V t(∅) Propagation Delay (static phase offset, CLKx to FB)						1	
tr, tf CLK0, 1 Input Rise/Fall Time							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$, , , ,	40			%	
V _{CC} =3.3V±5% and FSEL=111x -125 +25 ps √CC=3.3V±5% -200 +100 ps At Rate of period change (phase slew rate) Automorphic 150 ps/cycle Failover switch QAx outputs QBx outputs (FSEL=xxx0) 150 300 ps/cycle Failover switch tsk(O) Output-to-output Skew ^C (within bank) (bank-to-bank) (any output to QFB) 100 ps DCO Output duty Cycle 45 50 55 % t _r , t _f Output Rise/Fall Time 0.1 1.0 ns 0.55 to 2.4V tpLZ, HZ Output Enable Time 10 ns 150 ps tJIT(CC) Cycle-to-cycle jitter FSEL=xxx0 TBD ps tJIT(PER) Period Jitter FSEL=xxx1 150 ps tJIT(Ø) I/O Phase Jitter FSEL=111x RMS (1 o) 125 ps BW PLL closed loop bandwidthe FSEL=111x 0.8-4.0 MHz	tr, tf				1.0	ns	0.8 to 2.0V
VCC=3.3V±5% VCC=2.5V±5% -200 -400 +100 ps ps Δ t Rate of period change (phase slew rate) QAx outputs (PSEL=xxx0) QBx outputs (FSEL=xxx1) 150 ps/cycle switch tsk(O) Output-to-output Skew ^C (within bank) (bank-to-bank) (any output to QFB) 50 ps ps ps ps ps DCO Output duty Cycle 45 50 55 % tpLZ, HZ Output Disable Time 0.1 1.0 ns 0.55 to 2.4V tpLZ, HZ Output Enable Time 10 ns 1.0 ns 0.55 to 2.4V tult(CC) FSEL=xxx1 TBD ps 1.0 ps ps ps tult(PER) Period Jitter FSEL=xxx1 TBD ps 1.00 ps ps ps 1.00 ps ps ps tult(Q) I/O Phase Jitter FSEL=111x RMS (1 σ) ^d any other FSEL setting RMS (1 σ) 40 ps ps ps 1.00 ps ps ps 1.00 ps ps ps 1.00 ps ps ps 1.00 ps 1.00 ps ps 1.00 ps ps 1.00 ps	t(∅)	Propagation Delay (static phase offset, CLKx to FB)					PLL locked
Δ t Rate of period change (phase slew rate) QAx outputs (PSEL=xxx0) QBx outputs (FSEL=xxx1) 150 ps/cycle Switch tsk(O) Output-to-output Skew ^C (within bank) (bank-to-bank) (any output to QFB) 50 ps						ps	
∆ t Rate of period change (phase slew rate) 150 ps/cycle Failover switch QAx outputs (PSEL=xxx0) QBx outputs (FSEL=xxx1) 300 50 ps tsk(O) Output-to-output Skew ^C (within bank) (bank-to-bank) (any output to QFB) 125 ps DCO Output duty Cycle 45 50 55 % t _Γ , t _Γ Output Rise/Fall Time 0.1 1.0 ns 0.55 to 2.4V tPLZ, HZ Output Disable Time 10 ns 10 ns tPZL, LZ Output Enable Time 10 ns 150 ps tJIT(CC) Cycle-to-cycle jitter FSEL=xxx0 TBD ps tJIT(PER) Period Jitter FSEL=xxx1 TBD ps tJIT(Ø) I/O Phase Jitter FSEL=111x RMS (1 σ) ^d 40 ps BW PLL closed loop bandwidthe FSEL=111x 0.8-4.0 MHz						1 '	
QAx outputs QBx outputs (FSEL=xxx0) QBx outputs (FSEL=xxx1) 150 150 300 ps/cycle switch tsk(O) Output-to-output Skew ^C (bank-to-bank) (any output to QFB) 50 100 ps 125 ps ps 100 ps 125 ps DCO Output duty Cycle 45 50 55 % 55 % t _r , t _f Output Rise/Fall Time 0.1 1.0 ns 0.55 to 2.4V tPLZ, HZ Output Disable Time 10 ns ns 10 ns tPZL, LZ Output Enable Time 10 ns ns 10 ns tJIT(CC) Cycle-to-cycle jitter FSEL=xxx0 FSEL=xxx1 200 FSEL=xxx1 ps TBD tJIT(PER) Period Jitter FSEL=xxx1 FSEL=xxx1 150 FSEL=xxx1 TBD ps 150 FSEL=xxx1 tJIT(Ø) I/O Phase Jitter FSEL=111x RMS (1 σ) 0.8-4.0 MHz			-400		+100	ps	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Δt						
QBx outputs (FSEL=xxx1) 300 t _{Sk(O)} Output-to-output Skew ^C (within bank) (bank-to-bank) (any output to QFB) 50 ps 100 ps 125 ps DCO Output duty Cycle 45 50 55 % t _r , t _f Output Rise/Fall Time 0.1 1.0 ns 0.55 to 2.4V tPLZ, HZ Output Disable Time 10 ns 10 n						ps/cycle	switch
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$. ,			300		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	tsk(O)				50	ps	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	` ′					ps	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		(any output to QFB)			125	ps	
tPLZ, HZ Output Disable Time tPZL, LZ Output Enable Time tJIT(CC) Cycle-to-cycle jitter FSEL=xxx0 FSEL=xxx1 TBD ps tJIT(PER) Period Jitter FSEL=xxx0 FSEL=xxx1 TBD ps tJIT(∅) I/O Phase Jitter FSEL=111x RMS (1 σ) ^d A0 ps any other FSEL setting RMS (1 σ) TSEL=111x RMS (1 σ) MHz	DCO	Output duty Cycle	45	50	55	%	
tpzl, Lz Output Enable Time 10 ns tJIT(CC) Cycle-to-cycle jitter FSEL=xxx0 FSEL=xxx1 200 TBD ps tJIT(PER) Period Jitter FSEL=xxx0 FSEL=xxx1 150 TBD ps tJIT(\varnothing) I/O Phase Jitter FSEL=111x RMS (1 σ) 40 125 ps BW PLL closed loop bandwidthe FSEL=111x 0.8-4.0 MHz	t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	^t PLZ, HZ	Output Disable Time			10	ns	
FSEL=xxx1 TBD ps	tPZL, LZ	Output Enable Time			10	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	tJIT(CC)	Cycle-to-cycle jitter FSEL=xxx0			200	ps	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		FSEL=xxx1			TBD	1	
	tJIT(PER)	Period Jitter FSEL=xxx0			150	ps	
any other FSEL setting RMS (1 σ) 125 ps BW PLL closed loop bandwidth ^e FSEL=111x 0.8-4.0 MHz		FSEL=xxx1			TBD	1 '	
any other FSEL setting RMS (1 σ) 125 ps BW PLL closed loop bandwidth ^e FSEL=111x 0.8-4.0 MHz	t,JIT(Ø)	I/O Phase Jitter FSEL=111x RMS (1 σ) ^d			40	ps	
	0(~)				125	1 '	
ti OCK Maximum PLL Lock Time 10 ms	BW	PLL closed loop bandwidth ^e FSEL=111x		0.8-4.0		MHz	
	tLOCK	Maximum PLL Lock Time			10	ms	

a. AC characteristics apply for parallel output termination of 50Ω to V_{TT} .

<sup>b. Next die revision will have a wider frequency range with f_{VCO}=200 to 400 MHz.
c. See application section for part-to-part skew calculation.
d. See application section for calculation for other confidence factors than 1 σ.
e. -3dB point of PLL transfer characteristics.</sup>

APPLICATIONS INFORMATION

Definitions

<u>IDCS</u>: Intelligent Dynamic Clock Switch. The IDCS monitors both primary and secondary clock signals. Upon a failure of the primary clock signal, the IDCS switches to a valid secondary clock signal and status flags are set.

Reference clock signal fref: The clock signal that is selected by the IDCS or REF_SEL as the input reference to the PLL.

<u>Manual mode</u>: The reference clock frequency is selected by REF_SEL.

<u>Automatic mode:</u> The reference clock frequency is determined by the internal IDCS logic.

<u>Primary clock:</u> The input clock signal selected by REF_SEL. The primary clock may or may not be the reference clock, depending on switch mode and IDCS status.

 $\underline{\mathsf{Secondary}}$ clock: The input clock signal not selected by $\mathsf{REF_SEL}$

<u>Selected clock</u>: The CLK_IND flag indicates the reference clock signal: CLK_IND = 0 indicates CLK0 is the clock reference signal, CLK_IND =1 indicates CLK1 is the reference clock signal.

Clock failure: A valid clock signal that is stuck (high or low) for at least one input clock period. The primary clock and the secondary clock is monitored for failure. Valid clock signals must be within the AC and DC specification for the input reference clock. A loss of clock is detected if as well as the loss of both clocks. In the case of both clocks lost, the XC9893 will set the alarm flags and the PLL will stall. The XC9893 does not monitor and detect changes in the input frequency.

Automatic mode and IDCS commanded clock switch

MAN/A = 1, IDCS enabled: Both primary and secondary clocks are monitored. The first clock failure is reported by its ALARMx status flag (clock failure is indicated by a logic low). The ALARMx status is <u>flag latched</u> and remains latched until reset by assertion of ALARM_RST.

If the clock failure occurs on the primary clock, the IDCS attempts to switch to the secondary clock. The secondary clock signal needs to be valid for a successful switch. Upon a successful switch, CLK_IND indicates the reference clock, which may now be different as that originally selected by REF_SEL.

Manual mode

MAN/A = 0, IDCS disabled: PLL functions normally and both clocks are monitored. The reference clock signal will always be the clock signal selected by REF_SEL and will be indicated by CLK_IND.

Clock output transition

A clock switch, either in automatic or manual mode, follows the next negative edge of the newly selected reference clock

signal. The feedback and newly selected reference clock edge will start to slew to alignment at the next positive edge of both signals. Output runt pulses are eliminated.

Reset

ALARM_RST is asserted by a negative edge. It generates a one-shot reset pulse that clears both ALARMx latches and the CLK IND latch. If both CLK0 and CLK1 are invalid or fail when ALARM_RST is asserted, both ALARMx flags will be latched after one FB signal period and CLK_IND will be latched (L) indicating CLK0 is the reference signal. While neither ALARMx flag is latched (ALARMx = H), the CLK_IND can be freely changed with REF_SEL.

OE/MR: Reset the data generator and output disable. Does not reset the IDCS flags.

Acquiring frequency lock at startup

- 1. On startup, OE/MR must be asserted to reset the output dividers. The IDCS should be disabled (MAN/A=0) during startup to select the manual mode and the primary clock.
- 2. The PLL will attempt to gain lock if the primary clock is present on startup. PLL lock requires the specified lock time.
- 3. Applying a high to low transition to ALARM_RST will clear the alarm flags.
- 4. Enable the IDCS (MAN/A=1) to enable to IDCS.

Power Supply Filtering

The XC9893 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the VCC_PLL (PLL) power supply impacts the device characteristics, for instance I/O jitter. The XC9893 provides separate power supplies for the output buffers (VCC) and the phase-locked loop (VCC_PLL) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the VCC_PLL pin for the XC9893. Figure 3. illustrates a typical power supply filter scheme. The XC9893 frequency and phase stability is most susceptible to noise with spectral content in the 100kHz to 20MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R_F. From the data sheet the ICC PII current (the current sourced through the VCC_PLL pin) is typically 3 mA (5 mA maximum), assuming that a minimum of 2.325V (VCC=3.3V or VCC=2.5V) must be maintained on the VCC_PLL pin. The resistor RF shown in Figure 3. "VCC_PLL Power Supply Filter" must have a resistance of 9-10 Ω to meet the voltage drop criteria.




Figure 3. VCC_PLL Power Supply Filter

The minimum values for RF and the filter capacitor CF are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3. "VCC_PLL Power Supply Filter", the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the XC9893 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Using the XC9893 in zero-delay applications

Nested clock trees are typical applications for the XC9893. Designs using the XC9893 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the XC9893 clock driver allows for its use as a zero delay buffer. One example configuration is to use a ÷4 output as a feedback to the PLL and configuring all other outputs to a divide-by-4 mode. The propagation delay through the device is virtually eliminated. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device. The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

Calculation of part-to-part skew

The XC9893 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more XC9893 are connected together, the maximum overall timing uncertainty from the common CCLK input to any output is:

 $tSK(PP) = t(\emptyset) + tSK(O) + tPD$, $LINE(FB) + tJIT(\emptyset) \cdot CF$

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 4. XC9893 max. device-to-device skew

Due to the statistical nature of I/O jitter a RMS value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 10.

Table 10: Confidence Facter CF

CF	Probability of clock edge within the distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.9999943
± 6σ	0.9999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% (\pm 3 σ) is assumed, resulting in a worst case timing uncertainty from input to any output of -445 ps to 345 ps 1 relative to CCLK:

$$tSK(PP) = [-200ps...100ps] + [-125ps...125ps] + [(40ps \cdot -3)...(40ps \cdot 3)] + tPD, LINE(FB)$$

$$t_{SK(PP)} = [-445ps...345ps] + t_{PD}, LINE(FB)$$

Due to the frequency dependence of the I/O jitter, Figure 5. "Max. I/O Jitter versus frequency" can be used for a more precise timing performance analysis.

TBD See MPC961C application section for an example I/O jitter characteristics

Figure 5. Max. I/O Jitter versus frequency

1. Final skew data pending specification.

Driving Transmission Lines

The XC9893 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50Ω resistance to $V_{\rm CC}\div2$.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the XC9893 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 6. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the XC9893 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 6. Single versus Dual Transmission Lines

The waveform plots in Figure 7. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the XC9893 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the XC9893. The output waveform in Figure 7. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36Ω series resistor plus the output impedance does not match the parallel combination of the

line impedances. The voltage wave launched down the two lines will equal:

$$\begin{array}{l} V_L = V_S \; (\; Z_0 \div (R_S + R_0 + Z_0)) \\ Z_0 = \; 50\Omega \; || \; 50\Omega \\ R_S = \; 36\Omega \; || \; 36\Omega \\ R_0 = \; 14\Omega \\ V_L = \; 3.0 \; (\; 25 \div (18 + 17 + 25)) \\ = \; 1.31V \end{array}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).




Figure 7. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 8. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 8. Optimized Dual Line Termination






Figure 9. CLK0, CLK1 XC9893 AC test reference for V_{CC} = 3.3V and V_{CC} = 2.5V




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 10. Output-to-output Skew tSK(O)



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 12. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 14. Cycle-to-cycle Jitter




Figure 16. Output Transition Time Test Reference






Figure 11. Propagation delay $(t_{(\emptyset)})$, static phase offset) test reference



The deviation in t_0 for a controlled edge with respect to a t_0 mean in a random sample of cycles


Figure 13. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 15. Period Jitter

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/



XC9893/D