DSP56309

Advance Information 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR

The DSP56309 is a member of the DSP56300 core family of programmable CMOS digital signal processors (DSPs). This family uses a high performance, single-clock-cycle-per-instruction engine providing a two-fold performance increase over Motorola's popular DSP56000 core, while retaining code compatibility. Significant architectural enhancements in the DSP56300 family include a barrel shifter, 24-bit addressing, an instruction cache, and direct memory access (DMA). The DSP56309 offers 80/100 MIPS at 3.0-3.6 V using an internal 80/100 MHz clock. The large on-chip memory is ideal for wireless infrastructure and wireless local-loop applications. The DSP56300 core family offers a new level of performance in speed and power provided by its rich instruction set and low-power dissipation, thus enabling a new generation of wireless, multimedia, and telecommunications products.




Figure 1 DSP56309 Block Diagram

This document contains information on a new product. Specifications and information herein are subject to change without notice.



TABLE OF CONTENTS

SECTION 1	PINOUT DIAGRAM
SECTION 2	SPECIFICATIONS
SECTION 3	PACKAGING
SECTION 4	DESIGN CONSIDERATIONS
SECTION 5	ORDERING INFORMATION
	INDEX I-1

FOR TECHNICAL ASSISTANCE:

Telephone: 1-800-521-6274

Email: dsphelp@dsp.sps.mot.com

Internet: http://www.motorola-dsp.com

Data Sheet Conventions

<u>OVERBAR</u>	Used to indicate a signal that is active when pulled low (For example, the $\overline{\text{RESET}}$ pin is active when low.)						
"asserted"	Means that a high true (active high) signal is high or that a low true (active low) signal is low						
"deasserted"	Means that a high tru signal is high	e (active high) sign	al is low or that a low t	crue (active low)			
Examples:	Signal/Symbol	Logic State	Signal State	Voltage ¹			
	$\overline{ ext{PIN}}$	True	Asserted	V_{IL}/V_{OL}			
	$\overline{\text{PIN}}$	False	Deasserted	V_{IH}/V_{OH}			
	PIN	True	Asserted	$V_{\rm IH}/V_{\rm OH}$			

Note: Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.

False

PIN

 V_{IL}/V_{OL}

Deasserted

FEATURES

High Performance DSP56300 Core

- 80- and 100-million instructions per second (MIPS) with an 80- and 100-MHz clock at $3.0\text{--}3.6~\mathrm{V}$
- Object-code compatible with the DSP56000 core
- Highly parallel instruction set
- Data arithmetic logic unit (ALU)
 - Fully pipelined 24 x 24-bit parallel multiplier-accumulator (MAC)
 - 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
 - Conditional ALU instructions
 - 24-bit or 16-bit arithmetic support under software control
- Program control unit (PCU)
 - Position independent code (PIC) support
 - Addressing modes optimized for DSP applications (including immediate offsets)
 - On-chip instruction cache controller
 - On-chip memory-expandable hardware stack
 - Nested hardware DO loops
 - Fast auto-return interrupts
- Direct memory access (DMA)
 - Six DMA channels supporting internal and external accesses
 - One-, two-, and three-dimensional transfers (including circular buffering)
 - End-of-block-transfer interrupts
 - Triggering from interrupt lines, all peripherals, and DMA channels
- Phase-locked loop (PLL)
 - Allows change of low-power divide factor (DF) without loss of lock
 - Output clock with skew elimination
- Hardware debugging support
 - On-Chip Emulation (OnCETM) module
 - Joint Test Action Group (JTAG) test access port (TAP)
 - Address trace mode reflects internal program RAM accesses at the external port

On-Chip Memory

Program RAM, Instruction Cache, X data RAM, and Y data RAM size are programmable.

Instruction Cache	Switch Mode	Program RAM Size	Instruction Cache Size	X Data RAM Size	Y Data RAM Size
disabled	disabled	$20480 \times 24\text{-bit}$	0	$7168 \times 24\text{-bit}$	$7168 \times 24\text{-bit}$
enabled	disabled	$19456 \times 24\text{-bit}$	$1024 \times 24\text{-bit}$	$7168 \times 24\text{-bit}$	$7168 \times 24\text{-bit}$
disabled	enabled	$24576 \times 24\text{-bit}$	0	$5120\times24\text{-bit}$	$5120\times24\text{-bit}$
enabled	enabled	23552×24 -bit	1024×24 -bit	5120×24 -bit	5120×24 -bit

192 x 24-bit bootstrap ROM

Off-Chip Memory Expansion

- External memory expansion port
- Data memory expansion to two $256K \times 24$ -bit word memory spaces (or up to two $4 \text{ M} \times 24$ -bit word memory spaces by using the address attribute AA0–AA3 signals)
- Program memory expansion to one $256K \times 24$ -bit words memory space (or up to one $4 M \times 24$ -bit word memory space by using the address attribute AA0–AA3 signals)
- Simultaneous glueless interface to four blocks of either SRAM or DRAM through chip select logic
- Supports interleaved, non-interfering access to both types of memory without losing in-page DRAM access, including DMA-driven access

On-Chip Peripherals

- Enhanced DSP56000-like 8-bit parallel host interface (HI08) supports a variety of buses (e.g., industry standard architecture) and provides glueless connection to a number of industry standard microcomputers, microprocessors, and DSPs
- Two enhanced synchronous serial interfaces (ESSI0 and ESSI1), each with one receiver and three transmitters (allows six-channel home theater)
- Serial communications interface (SCI) with baud rate generator
- Triple timer module
- Up to 34 programmable general purpose input/output (GPIO) pins, depending on which peripherals are enabled

Reduced Power Dissipation

- Very low-power CMOS design
- Fully-static logic, operation frequency down to 0 Hz (dc)
- Wait and stop low-power standby modes
- Optimized, cycle-by-cycle power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

TARGET APPLICATIONS

The DSP56309 is intended for applications benefiting from a large amount of on-chip memory, such as wireless infrastructure applications.

PRODUCT DOCUMENTATION

The three documents listed in the following table are required for a complete description of the DSP56309 and are necessary to design properly with the part. Chip errata—if any exist—are available at the Motorola website. Documentation is available from the following locations:

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

See the back cover for specific addresses and phone numbers.

See your Motorola distributor for detailed information about the multiple support options available to you.

Table 1 DSP56309 Documentation

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56309 User's Manual	Detailed functional description of the DSP56309 memory configuration, operation, and register programming	DSP56309UM/D
DSP56309 Technical Data	DSP56309 features list and physical, electrical, timing, and package specifications	DSP56309/D



SECTION 1 PINOUT DIAGRAM


SIGNAL GROUPINGS

The input and output signals of the DSP56309 are organized into functional groups, as shown in **Table 1-1** and as illustrated in **Figure 1-1**. For a complete description of these signals, see the *DSP56309 User's Manual*, especially *Section 2*, *Signal/Connection Descriptions*.

Table 1-1 Functional Signal Groupings in the DSP56309

	Number of Signals			
Power (V	cc)		20	
Ground (GND)		19	
Clock			2	
PLL			3	
Address l	bus	1	18	
Data bus	Data bus Port A ¹			
Bus contr	Bus control			
Interrupt	5			
Host inte	rface (HI08)	Port B ²	16	
Enhanced	l synchronous serial interface (ESSI)	Ports C and D ³	12	
Serial con	nmunication interface (SCI)	Port E ⁴	3	
Timer			3	
OnCE/JT	'AG port		6	
Note: 1. Port A signals define the external memory interface port, including the external address bus, data bus, and control signals. 2. Port B signals are the HI08 port signals multiplexed with the GPIO signals. 3. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals. 4. Port E signals are the SCI port signals multiplexed with the GPIO signals.				

Figure 1-1 is a diagram of DSP56309 signals by functional group.



The HI08 port supports a non-multiplexed or a multiplexed bus, single or double data strobe (DS), and single or double host request (HR) configurations. Because each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternately as GPIO signals (PB0–PB15). Signals with dual designations (e.g., HAS/HAS) have configurable polarity.

- The ESSI0, ESSI1, and SCI signals are multiplexed with the port C GPIO signals (PC0–PC5), port D GPIO signals (PD0–PD5), and port E GPIO signals (PE0–PE2), respectively.

 AA1616
- 3. TIO0–TIO2 can be configured as GPIO signals.

Figure 1-1 Signals Identified by Functional Group

In the DSP56309, certain pins have a weak keeper. Accordingly, a tri-stateable signal on such a pin is not electrically disconnected during a reset; rather, such a signal is driven by the weak keeper, as documented in the *DSP56309 User's Manual, Section 2, Signal/Connection Descriptions*. Consequently, the value of pull-up or pull-down resistors on such pins should be taken into account for those signals. The value of such resistors appears in the *DSP56309 User's Manual, Section 2, Signal/Connection Descriptions* in the description of those signals. **Table 1-2** lists the pins that have a weak keeper.

Table 1-2 Pins with Weak Keepers on the DSP56309

Block	Pins
Host	HP[0:4]
	HP[5:15]
Data	HD[0:6]
	HD[7:23]
Enhanced synchronous serial interface (ESSI)	SC12
	SC11
	SRD1
	STD1
	SC10
	SCK1
	SRD0
	STD0
	SC00
	SCK0
	SC02
	SC01
Timer	TIO[0:2]
Synchronous communication interface (SCI)	RXD
	TXD
	SCLK

Pinout Diag	ram
-------------	-----

Signal Groupings

SECTION 2 SPECIFICATIONS

INTRODUCTION

The DSP56309 is fabricated in high density CMOS with transistor-transistor logic (TTL) compatible inputs and outputs. The DSP56309 specifications are preliminary, based on design simulations, and may not be fully tested or guaranteed at this early stage of the product life cycle. In particular, certain speeds may not yet be available at certain power ranges. Finalized specifications will be published after full characterization and device qualifications are complete.

MAXIMUM RATINGS

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CCx}).

Note: In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2-1 Maximum Ratings

Rating ¹	Symbol	Value ^{1, 2}	Unit
Supply Voltage •PLL (V _{CCP}) and core (V _{CCQL}) •Other (I/O)	V _{CCx}	-0.3 to +3.3 -0.3 to +4.0	V
All input voltages	V _{IN}	$GND - 0.3$ to $V_{CC} + 0.3$	V
Current drain per pin excluding V _{CC} and GND	I	10	mA
Operating temperature range ³	T_{J}	-40 to +100	°C
Storage temperature	T _{STG}	-55 to +150	°C

Note:

- 1. GND = 0 V, V_{CCx} = 3.3 V \pm 0.3 V, T_J = -40°C to +100°C, CL = 50 pF
- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.
- 3. See **Thermal Design Considerations** on page 4-1 for an equation relating ambient and junction temperature.

THERMAL CHARACTERISTICS

Table 2-2 Thermal Characteristics

Characteristic	Symbol	TQFP Value	PBGA ¹ Value	PBGA ² Value	Unit
Junction-to-ambient thermal resistance ³	$R_{\theta JA}$ or θ_{JA}	49.3	49.4	28.5	°C/W
Junction-to-case thermal resistance ⁴	$R_{\theta JC}$ or θ_{JC}	8.2	12.0	_	°C/W
Thermal characterization parameter	$\Psi_{ m JT}$	5.5	2.0	_	°C/W

Note:

- 1. These are simulated values; testing is not complete. See Note 3 for test board conditions.
- 2. These are simulated values; testing is not complete. The test board has two, 2-ounce signal layers and two 1-ounce solid ground planes internal to the test board.
- 3. Junction-to-ambient thermal resistance is based on measurements on a horizontal single-sided printed circuit board per SEMI G38-87 in natural convection. (SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Rd., Mountain View, CA 94043, (415) 964-5111.) Measurements were done with parts mounted on thermal test boards conforming to specification EIA/JESD51-3.
- 4. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature.

DC ELECTRICAL CHARACTERISTICS

Table 2-3 DC Electrical Characteristics¹

Characteristics	Symbol	Min	Тур	Max	Unit
	V _{CCx}	3.0	3.3	3.6	V
$\begin{tabular}{ll} \hline Input high voltage \\ \bullet D0-D23, \overline{BG}, \overline{BB}, \overline{TA} \\ \bullet MOD^2/\overline{IRQ}^2$, \overline{RESET}, $PINIT/\overline{NMI}$ and all $JTAG/ESSI/SCI/Timer/HI08 pins \\ \bullet EXTAL^3 \\ \hline \end{tabular}$	V _{IH} V _{IHP}	2.0 2.0		V_{CCQH} $V_{CCQH} + 0.3$	V V
	V _{IHX}	$0.8 \times V_{CCQH}$	_	V _{CCQH}	V
Input low voltage • D0-D23, \overline{BG}, \overline{BB}, \overline{TA}, \overline{MOD}^2/\overline{IRQ}^2, \overline{RESET}, \overline{PINIT}	V _{IL}	-0.3	_	0.8	V
•All JTAG/ESSI/SCI/Timer/HI08 pins	V_{ILP}	-0.3	_	0.8	V
•EXTAL ³	V_{ILX}	-0.3	_	$0.2 \times V_{CCQH}$	V
Input leakage current	I _{IN}	-10	_	10	μΑ
High impedance (off-state) input current (@ $2.4~\mathrm{V} / 0.4~\mathrm{V})$	I _{TSI}	-10	_	10	μА
Output high voltage •TTL $(I_{OH} = -0.4 \text{ mA})^{4.5}$ •CMOS $(I_{OH} = -10 \mu\text{A})^4$	V _{OH}	$V_{CC} - 0.4 \\ V_{CCQH} - 0.01$			V V
Output low voltage •TTL (port A I _{OL} = 1.6 mA, non-port A I _{OL} = 3.2 mA, one of the pine I = 6.7 mA) ^{4.5}	V _{OL}	_	_	0.4	V
open-drain pins $I_{OL} = 6.7 \text{ mA})^{4,5}$ • CMOS $(I_{OL} = 10 \mu\text{A})^4$		_	_	0.01	V
Internal supply current ⁶ :					
•In normal mode	I _{CCI}	_	80 MHz: 128	_	mA
•In wait mode ⁷	T		100 MHz : 160 5	_	mA mA
•In stop mode ⁸	I _{CCW}		100	_	μA
PLL supply current in stop mode ⁴	-003	_	1	2.5	mA
Input capacitance ⁴	C _{IN}	_	_	10	pF

AC Electrical Characteristics

Table 2-3 DC Electrical Characteristics¹(Continued)

		Characteristics	Symbol	Min	Тур	Max	Unit
Note:	1.	$V_{CCx} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_I = -40^{\circ}\text{C to} +10^{\circ}$	$0 ^{\circ}\text{C}, \text{C}_{\text{L}} = 5$	60 pF			
	2.	Refers to MODA/IRQA, MODB/IRQI	Ē, MODC/Ī	\overline{RQC} , and MOD	$\overline{\mathrm{DD}}/\overline{\mathrm{IRQD}}$ pins		
	3.	Driving EXTAL to the low V _{IHX} or the	high V _{ILX}	value may cause	additional power	er consumption	
		(dc current). To minimize power const	umption, th	ie minimum $ m V_{IH}$	x should be no lo	ower than	
		$0.9 \times V_{CCx}$ and the maximum V_{ILX} sho					
	4.	Periodically sampled and not 100% tes	sted		00.1		
	5.	This characteristic does not apply to X	TAL and P	CAP.			
	6.	Power Consumption Considerations	on page 4-4	provides a form	nula to compute	the estimated cu	ırrent
		requirements in normal mode. In orde					
		allowed to float). Measurements are ba	ased on syn	thetic intensive	DSP benchmarks	s such as those in	n the
		DSP56309 User's Manual. The power	consumpti	on numbers in t	his specification a	are 90% of the	
		measured results of this benchmark. T	his reflects	typical DSP app	lications. Typica	l internal supply	y
		current is measured with $V_{CCx} = 3.3 \text{ V}$	at $T_J = 100$	°C. Maximum in	iternal supply cu	rrent may vary	widely
		and is application dependent.					-
	7.	In order to obtain these results, all inp	uts must be	e terminated (i.e.	, not allowed to f	float). PLL and እ	KTAL
		signals are disabled during stop state.					
	8.	In order to obtain these results, all inp	uts, which	are not disconne	cted at stop mod	e, must be term	inated
		(i.e., not allowed to float).					

AC ELECTRICAL CHARACTERISTICS

The timing waveforms shown in the ac electrical characteristics section are tested with a V_{IL} maximum of 0.3 V and a V_{IH} minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50% point of the respective input signal's transition. DSP56309 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.8 V and 2.0 V, respectively.

INTERNAL CLOCKS

 Table 2-4
 Internal Clocks, CLKOUT

Characteristics	Symbol	Expression ^{1, 2}				
		Min	Тур	Max		
Internal operation frequency and CLKOUT with PLL enabled	f	_	$\begin{array}{c} (\mathrm{Ef}\times\mathrm{MF})/\\ (\mathrm{PDF}\times\mathrm{DF}) \end{array}$	_		
Internal operation frequency and CLKOUT with PLL disabled	f	_	Ef/2	_		
Internal clock and CLKOUT high period • With PLL disabled • With PLL enabled and MF ≤ 4 • With PLL enabled and MF > 4	T _H	$\begin{matrix}\\ 0.49 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF} \\ 0.47 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF} \end{matrix}$	ЕТ _С — —	$\begin{array}{c} -\\ 0.51\times \mathrm{ET_{C}}\times\\ \mathrm{PDF}\times \mathrm{DF/MF}\\ 0.53\times \mathrm{ET_{C}}\times\\ \mathrm{PDF}\times \mathrm{DF/MF} \end{array}$		
Internal clock and CLKOUT low period •With PLL disabled •With PLL enabled and MF ≤ 4 •With PLL enabled and MF > 4	T_{L}	$\begin{array}{c} - \\ 0.49 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF} / \mathrm{MF} \\ 0.47 \times \mathrm{ET_C} \times \\ \mathrm{PDF} \times \mathrm{DF} / \mathrm{MF} \end{array}$	ET _C — —	$\begin{array}{c} -\\ 0.51\times ET_{C}\times\\ PDF\times DF/MF\\ 0.53\times ET_{C}\times\\ PDF\times DF/MF \end{array}$		
Internal clock and CLKOUT cycle time with PLL enabled	T _C	_	$\begin{array}{c} \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times \\ \mathrm{DF}/\mathrm{MF} \end{array}$	_		
Internal clock and CLKOUT cycle time with PLL disabled	T _C	_	$2 \times \mathrm{ET}_{\mathrm{C}}$	_		
Instruction cycle time	I_{CYC}	_	T _C	_		


Note: 1. DF = Division factor

 $\begin{array}{lll} Ef & = & External \ frequency \\ ET_C & = & External \ clock \ cycle \\ MF & = & Multiplication \ factor \\ PDF & = & Predivision \ factor \\ T_C & = & Internal \ clock \ cycle \\ \end{array}$

2. See PLL and Clock Generation in the DSP56300 Family Manual for a detailed discussion of the PLL.

EXTERNAL CLOCK OPERATION

The DSP56309 system clock may be derived from the on–chip crystal oscillator, as shown in **Figure 1** on the cover page, or it may be externally supplied. An externally supplied square wave voltage source should be connected to EXTAL, as in **Figure 2-2**, leaving XTAL physically disconnected from the board or socket.




Fundamental Frequency Fork Crystal Oscillator

Suggested Component Values:

$$\begin{split} f_{OSC} &= 32.768 \text{ kHz} \\ \text{R1} &= 3.9 \text{ M}\Omega \pm 10\% \\ \text{C} &= 22 \text{ pF} \pm 20\% \\ \text{R2} &= 200 \text{ k}\Omega \pm 10\% \end{split}$$

Calculations were done for a 32.768 kHz crystal with the following parameters: a load capacitance (C_L) of 12.5 pF, a shunt capacitance (C₀) of 1.8 pF, a series resistance of 40 k Ω , and a drive level of 1 μ W.



Fundamental Frequency Crystal Oscillator

Suggested Component Values:

Calculations were done for a 4/20 MHz crystal with the following parameters: a C_Lof 30/20 pF, a C₀ of 7/6 pF, a series resistance of 100/20 Ω , and a drive level of 2 mW.

AA1071

Figure 2-1 Crystal Oscillator Circuits




Figure 2-2 External Clock Timing

 Table 2-5
 Clock Operation

Nic	Characteristics	Crombal	80 N	ИHz	100 N	МНz
No.	Characteristics	Symbol	Min	Max	Min	Max
1	Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 3 ns maximum.	Ef	0	80.0	0	100.0
2	EXTAL input high ^{1, 2} •With PLL disabled (46.7%–53.3% duty cycle ³) •With PLL enabled (42.5%–57.5% duty cycle ³)	ET _H	5.84 ns 5.31 ns	∞ 157.0 μs	4.67 ns 4.25 ns	∞ 157.0 μs
3	EXTAL input low ^{1, 2} •With PLL disabled (46.7%–53.3% duty cycle ³) •With PLL enabled (42.5%–57.5% duty cycle ³)	ET _L	5.84 ns 5.31 ns	∞ 157.0 μs	4.67 ns 4.25 ns	∞ 157.0 μs
4	EXTAL cycle time ² •With PLL disabled •With PLL enabled	ET _C	12.50 ns 12.50 ns	∞ 273.1 μs	10.00 ns 10.00 ns	∞ 273.1 μs

 Table 2-5
 Clock Operation(Continued)

NI-	Ch	Ckl	80 M	1Hz	100 N	ИНz
No.	Characteristics	Symbol	Min	Max	Min	Max
5	CLKOUT change from EXTAL fall with PLL disabled	_	4.3 ns	11.0 ns	4.3 ns	11.0 ns
6	CLKOUT rising edge from EXTAL rising edge with PLL enabled (MF = 1, PDF = 1, Ef > 15 MHz) ^{4, 5}	_	0.0 ns	1.8 ns	0.0 ns	1.8 ns
	CLKOUT falling edge from EXTAL rising edge with PLL enabled (MF = 2 or 4, PDF = 1, Ef > 15 MHz) ^{4, 5}	_	0.0 ns	1.8 ns	0.0 ns	1.8 ns
	CLKOUT falling edge from EXTAL falling edge with PLL enabled (MF \leq 4, PDF \neq 1, Ef/PDF > 15 MHz) ^{4, 5}	_	0.0 ns	1.8 ns	0.0 ns	1.8 ns
7	Instruction cycle time = $I_{CYC} = T_C^{\ 6}$ as in Table 2-4 (46.7%–53.3% duty cycle) •With PLL disabled	I _{CYC}	25.0 ns	8	20.0 ns	8
	•With PLL enabled		12.50 ns	8.53 μs	10.00 ns	8.53 μs

Note:

- 1. Measured at 50% of the input transition
- 2. The maximum value for PLL enabled is given for minimum V_{CO} and maximum $MF. \label{eq:condition}$
- 3. The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.
- 4. Periodically sampled and not 100% tested.
- 5. The skew is not guaranteed for any other MF value.
- 6. The maximum value for PLL enabled is given for minimum $V_{\rm CO}$ and maximum DF.

PHASE-LOCKED LOOP (PLL) CHARACTERISTICS

Table 2-6 PLL Characteristics

	80 N	ИHz	100 1	MHz	TT . *4
Characteristics	Min	Max	Min	Max	Unit
$\begin{array}{ c c c }\hline V_{CO} \text{ frequency} \\ \text{when PLL enabled} \\ (MF \times E_f \times 2/PDF) \end{array}$	30	160	30	200	MHz
PLL external capacitor (PCAP pin to V _{CCP}) (C _{PCAP} ¹⁾					
• @ MF ≤ 4	$(MF \times 580) - 100$	$(MF \times 780) - 140$	$ (MF \times 580) - 100 $	$(MF \times 780) - 140$	pF
• @ MF > 4	$MF \times 830$	MF × 1470	MF × 830	MF × 1470	pF

Note: C_{PCAP} is the value of the PLL capacitor (connected between the PCAP pin and V_{CCP}). The recommended value in pF for C_{PCAP} can be computed from one of the following equations: $(680 \times MF) - 120$, for MF < 4, or

 $1100 \times MF$, for $MF \ge 4$.

RESET, STOP, MODE SELECT, AND INTERRUPT TIMING

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing¹

No.	Characteristics	Evavassion	80 MHz		100 MHz		Unit
NO.	Characteristics	Expression	Min	Max	Min	Max	Om
8	Delay from RESET assertion to all pins at reset value ²	_	_	26.0	_	26.0	ns
9	Required RESET duration ³ • Power on, external clock generator, PLL disabled • Power on, external clock	$50 \times \mathrm{ET_C}$	625.0		500.0		ns
	generator, PLL enabled Power on, internal oscillator During STOP, XTAL disabled (PCTL Bit 16 = 0)	$ 1000 \times \text{ET}_{\text{C}} 75000 \times \text{ET}_{\text{C}} 75000 \times \text{ET}_{\text{C}} $	12.5 1.0	_ _ _	10.0 0.75 0.75	_ _	μs ms
	• During STOP, XTAL enabled (PCTL Bit 16 = 1) • During normal operation		31.3 31.3	_ _	25.0 25.0	<u> </u>	ns ns

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing¹(Continued)

Characteristics	E	80 N	ИHz	100	MHz	Unit
Characteristics	Expression	Min	Max	Min	Max	Unit
Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) ⁴ •Minimum	80 MHz : 3.25 × T _C + 2.0	42.6	_	_	_	ns
•Maximum	$3.25 \times T_C + 2.0$ 80 MHz : $20.25 T_C + 9.95$ 100 MHz : $20.25 T_C + 7.50$	- - -	263.1 —	34.5		ns ns ns
Synchronous reset setup time from RESET deassertion to CLKOUT transition 1 •Minimum •Maximum	T_{C}	7.4		5.9		ns ns
Synchronous reset deasserted, delay time from the CLKOUT transition 1 to the first external address output • Minimum • Maximum	$3.25 \times T_{C} + 1.0$ 20.25 $T_{C} + 5.0$	41.6		33.5		ns ns
Mode select setup time	_	30.0	_	30.0	_	ns
Mode select hold time	_	0.0	_	0.0	_	ns
Minimum edge-triggered interrupt request assertion width	_	8.25	_	6.6	_	ns
Minimum edge-triggered interrupt request deassertion width	_	8.25	_	6.6	_	ns
Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid • Caused by first interrupt instruction fetch • Caused by first interrupt	$4.25 \times T_{\rm C} + 2.0$	55.1	_	44.5	_	ns
	RESET deassertion to first external address output (internal reset deassertion) ⁴ •Minimum •Maximum •Maximum •Maximum •Maximum Synchronous reset deasserted, delay time from the CLKOUT transition 1 to the first external address output •Minimum •Maximum Mode select setup time Mode select setup time Mode select hold time Minimum edge-triggered interrupt request assertion width Minimum edge-triggered interrupt request deassertion width Delay from IRQA, IRQB, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid •Caused by first interrupt instruction fetch	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion)4 • Minimum • Maximum Synchronous reset setup time from RESET deassertion to CLKOUT transition 1 • Minimum • Maximum Synchronous reset deasserted, delay time from the CLKOUT transition 1 to the first external address output • Minimum • Maximum Synchronous reset deasserted, delay time from the CLKOUT transition 1 to the first external address output • Minimum • Maximum Mode select setup time Mode select hold time Minimum edge-triggered interrupt request assertion width Minimum edge-triggered interrupt request deassertion width Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid • Caused by first interrupt instruction fetch • Caused by first interrupt	Characteristics Expression Min Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) ⁴ • Minimum 80 MHz:	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion)4 • Minimum • Maximum • Maximum • Maximum • Maximum Som MHz: 3.25 × T _C + 2.0 100 MHz: 3.25 × T _C + 2.0 90 MHz: 20.25 T _C + 9.95 100 MHz: 20.25 T _C + 7.50 Synchronous reset setup time from RESET deassertion to CLKOUT transition 1 • Minimum • Maximum • Maximum 3.25 × T _C + 1.0 20.25 T _C + 1.0 20.25 T _C + 5.0 Mode select setup time Mode select setup time Mode select setup time Mode select hold time Mode select hold time Mode select hold time Minimum edge-triggered interrupt request assertion width Minimum edge-triggered interrupt request deassertion width Minimum edge-triggered interrupt request deassertion width Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid • Caused by first interrupt instruction fetch • Caused by first interrupt instruction fetch • Caused by first interrupt • Caused by first interrupt	Characteristics	Characteristics

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing¹(Continued)

	a		80 N	ИHz	100 1	MHz	Unit
No.	Characteristics	Expression	Min	Max	Min	Max	Unit
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution	$10 \times T_{\text{C}} + 5.0$	130.0	_	105.0	_	ns
19	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts ^{6, 7}			Note 5	_	Note 5	ns ns
20	Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts ^{6, 7}		_	Note 5	_	Note 5	ns ns
21	Delay from WR assertion to interrupt request deassertion for level sensitive fast interrupts ^{6, 7} • DRAM for all WS	80 MHz ⁵ :		Note 5		Note 5	
		$(WS + 3.5) \times T_C - 12.4$ 100 MHz ⁵ : $(WS + 3.5) \times T_C - 10.94$	_		_		ns ns
	•SRAM WS = 1		_				ns ns
	•SRAM WS = 2, 3	80 MHz ⁵ : (WS + 3) \times T _C - 12.4 100 MHz ⁵ :	_				ns
	•SRAM WS ≥ 4	$ \begin{array}{l} (WS + 3) \times T_C - 10.94 \\ \textbf{80 MHz}^5 : \\ (WS + 2.5) \times T_C - 12.4 \\ \textbf{100 MHz}^5 : \end{array} $	_		_		ns ns
		$(WS + 2.5) \times T_C - 10.94$			_		ns
22	Synchronous interrupt setup time from IRQA, IRQB, IRQC, IRQD, NMI assertion to the CLKOUT transition 2	_	7.4	T _C	5.9	T _C	ns

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing¹(Continued)

	a		80 N	ИHz	100 I	МНz	Unit
No.	Characteristics	Expression	Min	Max	Min	Max	Unit
23	Synchronous interrupt delay time from the CLKOUT transition 2 to the first external address output valid caused by the first instruction fetch after coming out of wait processing state • Minimum • Maximum	$\begin{array}{c} 9.25 \times T_{C} \ + 1.0 \\ 24.75 \times T_{C} \ + 5.0 \end{array}$	116.6	314.4	93.5	 252.5	ns ns
24	Duration for \overline{IRQA} assertion to recover from Stop state	_	7.4	_	5.9	_	ns
25	Delay from IRQA assertion to fetch of first instruction (when exiting stop) ^{2, 8} •PLL is not active during stop (PCTL bit 17 = 0) and stop delay is enabled (OMR bit 6 = 0) •PLL is not active during stop (PCTL bit 17 = 0) and stop delay is not enabled (OMR bit 6 = 1) •PLL is active during stop (PCTL bit 17 = 1) (implies no Stop delay)	$PLC \times ET_C \times PDF + (128K - PLC/2) \times T_C$ $PLC \times ET_C \times PDF + (23.75 \pm 0.5) \times T_C$ $(8.25 \pm 0.5) \times T_C$	1.6 290.6 ns 96.9	17.0 15.4 ms 109.4	1.3 232.5 ns 77.5	13.6 12.3 ms 87.5	ms
26	Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting stop) ^{2, 8} •PLL is not active during stop (PCTL bit 17 = 0) and stop delay is enabled (OMR bit 6 = 0) •PLL is not active during stop (PCTL bit 17 = 0) and stop delay is not enabled (OMR bit 6 = 1) •PLL is active during stop (PCTL bit 17 = 1) (implies no stop delay)	$PLC \times ET_C \times PDF + (128K - PLC/2) \times T_C$ $PLC \times ET_C \times PDF + (20.5 \pm 0.5) \times T_C$ $5.5 \times T_C$	17.0 15.4 68.8	_	13.6 12.3	_	ms ms

NI-	Chamadada	E	80 MHz		100 MHz		Unit
No.	Characteristics	Expression	Min	Max	Min	Max	Unit
27	Interrupt requests rate •HI08, ESSI, SCI, Timer •DMA •IRQ, NMI (edge trigger) •IRQ, NMI (level trigger)	$12\mathrm{T_C} \\ 8\mathrm{T_C} \\ 8\mathrm{T_C} \\ 12\mathrm{T_C}$	_ _ _ _	150.0 100.0 100.0 150.0	_ _ _ _	120.0 80.0 80.0 120.0	ns ns ns
28	DMA requests rate • Data read from HI08, ESSI, SCI • Data write to HI08, ESSI, SCI • Timer • IRQ, NMI (edge trigger)	$\begin{array}{c} {\rm 6T_C} \\ {\rm 7T_C} \\ {\rm 2T_C} \\ {\rm 3T_C} \end{array}$	_ _ _ _	75.0 87.5 25.0 37.5	_ _ _ _	60.0 70.0 20.0 30.0	ns ns ns ns
29	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid	$4.25 \times T_{C} + 2.0$	55.1	_	44.0	_	ns

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing¹(Continued)

Note:

- 1. $V_{CCQL} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, $C_L = 50 \text{ pF}$
- 2. Periodically sampled and not 100% tested.
- 3. For an external clock generator, \overline{RESET} duration is measured during the time in which \overline{RESET} is asserted, V_{CCx} is valid, and the EXTAL input is active and valid.

For internal oscillator, \overline{RESET} duration is measured during the time in which \overline{RESET} is asserted and V_{CCx} is valid. The specified timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the crystal and other components connected to the oscillator and reflects worst case conditions.

When the V_{CCx} is valid, but the other "required \overline{RESET} duration" conditions (as specified above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration.

- 4. If PLL does not lose lock, then these values are valid.
- 5. Use expression to compute maximum value.
- 6. When using fast interrupts and \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , and \overline{IRQD} are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using level-sensitive mode.
- 7. WS = number of wait states (measured in clock cycles, number of T_C)
- 8. When there is an expression with both a minimum and maximum value, use the expression to compute worst case.

Reset, Stop, Mode Select, and Interrupt Timing




Figure 2-3 Reset Timing






Figure 2-4 Synchronous Reset Timing



a) First Interrupt Instruction Execution






Figure 2-6 External Interrupt Timing (Negative Edge-Triggered)

AA0462

Reset, Stop, Mode Select, and Interrupt Timing




Figure 2-7 Synchronous Interrupt from Wait State Timing




Figure 2-8 Operating Mode Select Timing




Figure 2-9 Recovery from Stop State Using IRQA




Figure 2-10 Recovery from Stop State Using \overline{IRQA} Interrupt Service




Figure 2-11 External Memory Access (DMA Source) Timing

EXTERNAL MEMORY INTERFACE (PORT A)

SRAM Timing

Table 2-8 SRAM Read and Write Accesses¹

NI-	Classistics	C	Expression ²		ИHz	100 I	МНz	T 1 24
No.	Characteristics	Symbol	Expression ²	Min	Max	Min	Max	Unit
100	Address valid and AA assertion	t _{RC} , t _{WC}	$(WS + 1) \times T_C - 4.0$ [1 \le WS \le 3]	21.0	_	16.0	_	ns
	pulse width		$(WS + 2) \times T_C - 4.0$ [4 \le WS \le 7]	71.0	_	56.0	_	ns
			$(WS + 3) \times T_C - 4.0$ $[WS \ge 8]$	133.5	_	106.0		ns
101	Address and AA valid to WR assertion	t _{AS}	80 MHz: $0.25 \times T_C - 3.0$ [WS = 1]	0.1	_	_	_	ns
			100 MHz: $0.25 \times T_C - 2.4$ [WS = 1] All frequencies:	_	_	0.1	_	ns
			$0.75 \times T_{C} - 4.0$ $[2 \le WS \le 3]$	5.4	_	3.5	_	ns
			$1.25 \times T_{C} - 4.0$ [WS ≥ 4]	11.6	_	8.5	ı	ns
102	WR assertion pulse width	t _{WP}	$ \begin{vmatrix} 1.5 \times T_C - 4.5 \\ [WS = 1] \end{aligned} $	14.3	_	10.5	_	ns
			$WS \times T_C - 4.0$ $[2 \le WS \le 3]$	21.0	_	16.0	_	ns
			$(WS - 0.5) \times T_C - 4.0$ $[WS \ge 4]$	39.8	_	31.0		ns
103	WR deassertion to address not valid	t _{WR}	80 MHz: $0.25 \times T_C - 3.0$ $[1 \le WS \le 3]$ 100 MHz:	0.1	_	_		ns
			$0.25 \times T_C - 2.4$ $[1 \le WS \le 3]$ All frequencies:	_	_	0.1	_	ns
			$1.25 \times T_{C} - 4.0$ $[4 \le WS \le 7]$	11.6	_	8.5	_	ns
			$ \begin{array}{c} \text{2.25} \times \text{T}_{\text{C}} - 4.0 \\ \text{[WS ≥ 8]} \end{array} $	24.1	_	18.5	_	ns

 Table 2-8
 SRAM Read and Write Accesses¹ (Continued)

		a , ,	9	80 N	ИHz	100 MHz		
No.	Characteristics	Symbol	Expression ²	Min	Max	Min	Max	Unit
104	Address and AA valid to input data valid	t _{AA} , t _{AC}	80 MHz: $(WS + 0.75) \times T_C - 9.5$ $[WS \ge 1]$ 100 MHz: $(WS + 0.75) \times T_C - 8.0$ $[WS \ge 1]$	_	12.4	_	9.5	ns ns
105	RD assertion to input data valid	t _{OE}	$\begin{array}{l} \textbf{80 MHz:} \\ (WS + 0.25) \times T_C - 9.5 \\ [WS \geq 1] \\ \textbf{100 MHz:} \\ (WS + 0.25) \times T_C - 8.0 \\ [WS \geq 1] \end{array}$	_	6.1	_	4.5	ns ns
106	RD deassertion to data not valid (data hold time)	t _{OHZ}	_	0.0	_	0.0	_	ns
107	Address valid to WR deassertion	t _{AW}	$(WS + 0.75) \times T_C - 4.0$ $[WS \ge 1]$	17.9	_	13.5	_	ns
108	Data valid to WR deassertion (data setup time)	t _{DS} (t _{DW})	80 MHz: $(WS - 0.25) \times T_C - 3.3$ $[WS \ge 1]$ 100 MHz: $(WS - 0.25) \times T_C - 2.75$ $[WS \ge 1]$	6.1	_	4.8	_	ns ns
109	Data hold time from WR deassertion	t _{DH}	80 MHz: $0.25 \times T_C - 3.0$ $[1 \le WS \le 3]$ 100 MHz: $0.25 \times T_C - 2.4$ $[1 \le WS \le 3]$ All frequencies: $1.25 \times T_C - 3.8$ $[4 \le WS \le 7]$ $2.25 \times T_C - 3.8$ $[WS \ge 8]$	0.1 — 11.8 24.3	_ _ _	0.1 8.7 18.7	_ _ _	ns ns ns
110	WR assertion to data active	_	$\begin{array}{l} 0.75 \times T_{C} - 3.7 \\ [WS = 1] \\ 0.25 \times T_{C} - 3.7 \\ [2 \leq WS \leq 3] \\ -0.25 \times T_{C} - 3.7 \\ [WS \geq 4] \end{array}$	5.7 -0.6 -6.8	_ _ _	3.8 -1.2 -6.2	_ _ _	ns ns ns

Table 2-8 SRAM Read and Write Accesses¹(Continued)

NT.	Characteristics	C		80 N	ИHz	100 MHz		I Incid
No.	Characteristics	Symbol	Expression ²	Min	Max	Min	Max	Unit
111	WR deassertion to data high	-	$0.25 \times T_{C} + 0.2$ [1 \le WS \le 3]	_	3.3	_	2.7	ns
	impedance		$ \begin{array}{l} 1.25 \times T_{C} + 0.2 \\ [4 \le WS \le 7] \end{array} $	_	15.8	_	12.7	ns
			$\begin{bmatrix} 2.25 \times T_{C} + 0.2\\ [WS \ge 8] \end{bmatrix}$	_	28.3	_	22.7	ns
112	Previous RD deassertion to	_	$1.25 \times T_{C} - 4.0$ [1 \le WS \le 3]	11.6	_	8.5	_	ns
	data active (write)		$2.25 \times T_{C} - 4.0$ [4 \le WS \le 7]	24.1	_	18.5	_	ns
			$\begin{vmatrix} 3.25 \times T_{\text{C}} - 4.0\\ [\text{WS} \ge 8] \end{vmatrix}$	36.6	_	28.5	_	ns
113	RD deassertion time	_	$0.75 \times T_{C} - 4.0$ $[1 \le WS \le 3]$	5.4	_	3.5	_	ns
			$1.75 \times T_{C} - 4.0$ $[4 \le WS \le 7]$	17.9	_	13.5	_	ns
			$ \begin{vmatrix} 2.75 \times T_C - 4.0 \\ [WS \ge 8] \end{vmatrix} $	30.4	_	23.5	_	ns
114	WR deassertion time	_	$0.5 \times T_{C} - 3.5$ [WS = 1]	2.8	_	1.5	_	ns
			$T_C - 3.5$ $[2 \le WS \le 3]$	9.0	_	6.5	_	ns
			$egin{array}{ll} 2.5 imes T_C - 3.5 \ [4 \le WS \le 7] \end{array}$	27.8	_	21.5	_	ns
			$\begin{vmatrix} 3.5 \times T_{\rm C} - 3.5 \\ [{\rm WS} \ge 8] \end{vmatrix}$	40.3	_	31.5	_	ns
115	$\frac{\text{Address valid to}}{\text{RD assertion}}$		$0.5 \times T_C - 4$	2.3	_	1.0	_	ns
116	RD assertion pulse width	_	$(WS + 0.25) \times T_C - 3.8$	11.8	_	8.7	_	ns
117	RD deassertion to address not valid	_	$0.25 \times T_{C} - 3.0$ [1 \le WS \le 3]	0.1	_	0.0	_	ns
			$1.25 \times T_{C} - 3.0$ [4 \le WS \le 7]	12.6	_	9.5	_	ns
			$ 2.25 \times T_C - 3.0 $ [WS \geq 8]	25.1	_	19.5	_	ns

Note:

 $V_{CCQL}=3.3~V\pm0.3~V; T_J=-40^{\circ}C~to~+100~^{\circ}C,~C_L=50~pF~$ WS is the number of wait states specified in the bus control register (BCR).

External Memory Interface (Port A)




Figure 2-12 SRAM Read Access




Figure 2-13 SRAM Write Access

DRAM Timing

The selection guides provided in **Figure 2-14** and **Figure 2-17** on page 2-33 should be used for primary selection only. Final selection should be based on the timing provided in the following tables. As an example, the selection guide suggests that four wait states must be used for 100 MHz operation when using page mode DRAM. However, by using the information in the appropriate table, a designer may choose to evaluate whether fewer wait states might be used by determining which timing prevents operation at 100 MHz, running the chip at a slightly lower frequency (e.g., 95 MHz), using faster DRAM (if it becomes available), and control factors such as capacitive and resistive load to improve overall system performance.




Figure 2-14 DRAM Page Mode Wait States Selection Guide

 Table 2-9
 DRAM Page Mode Timings, One Wait State (Low-Power Applications)^{1, 2, 3} (Cont.)

NI.	Characteristics	Ck -1	E	20 M	Hz ⁴	30 M	IHz ⁴	T I *4
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$1.25 \times T_{\rm C}$	62.5	_	41.7	_	ns
132	CAS assertion to data valid (read)	t _{CAC}	$T_{\rm C} - 7.5$	_	42.5	_	25.8	ns
133	Column address valid to data valid (read)	t _{AA}	$1.5 \times T_{\rm C} - 7.5$	_	67.5	_	42.5	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}	_	0.0	_	0.0	_	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$0.75 \times T_{\rm C} - 4.0$	33.5	_	21.0	_	ns
136	$\frac{\text{Previous }\overline{\text{CAS}}\text{ deassertion to}}{\overline{\text{RAS}}\text{ deassertion}}$	t _{RHCP}	$2 \times T_{\rm C} - 4.0$	96.0	_	62.7	_	ns
137	CAS assertion pulse width	t _{CAS}	$0.75 \times T_{\text{C}} - 4.0$	33.5	_	21.0	_	ns
138	Last \overline{CAS} deassertion to \overline{RAS} deassertion ⁵ •BRW[1:0] = 00 •BRW[1:0] = 01 •BRW[1:0] = 10 •BRW[1:0] = 11	t _{CRP}	$ \begin{vmatrix} 1.75 \times T_{C} - 6.0 \\ 3.25 \times T_{C} - 6.0 \\ 4.25 \times T_{C} - 6.0 \\ 6.25 \times T_{C} - 6.0 \end{vmatrix} $	81.5 156.5 206.5 306.5	_ _ _ _	52.3 102.2 135.5 202.1	_ _ _ _	ns ns ns
139	CAS deassertion pulse width	t _{CP}	$0.5 \times T_{\rm C} - 4.0$	21.0	_	12.7	_	ns
140	Column address valid to CAS assertion	t _{ASC}	$0.5 \times T_{\text{C}} - 4.0$	21.0	_	12.7	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$0.75 \times T_{\rm C} - 4.0$	33.5	_	21.0	_	ns
142	Last column address valid to \overline{RAS} deassertion	t _{RAL}	$2 \times T_{\rm C} - 4.0$	96.0	_	62.7	_	ns
143	WR deassertion to CAS assertion	t _{RCS}	$0.75 \times T_{\rm C} - 3.8$	33.7	_	21.2	_	ns
144	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t _{RCH}	$0.25 \times T_{\rm C} - 3.7$	8.8	_	4.6	_	ns
145	CAS assertion to WR deassertion	t _{WCH}	$0.5 \times T_{\text{C}} - 4.2$	20.8	_	12.5	_	ns
146	WR assertion pulse width	t _{WP}	$1.5 \times T_C - 4.5$	70.5	_	45.5	_	ns
147	Last $\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RWL}	$1.75 \times T_C - 4.3$	83.2	_	54.0	_	ns

External Memory Interface (Port A)

 Table 2-9
 DRAM Page Mode Timings, One Wait State (Low-Power Applications)^{1, 2, 3} (Cont.)

No.	Characteristics	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
110.				Min	Max	Min	Max	Oilit
148	WR assertion to CAS deassertion	t _{CWL}	$1.75 \times T_C - 4.3$	83.2	_	54.0	_	ns
149	Data valid to $\overline{\text{CAS}}$ assertion (Write)	t _{DS}	$0.25 \times T_C - 4.0$	8.5	_	4.3	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$0.75 \times T_{C} - 4.0$	33.5	_	21.0	_	ns
151	\overline{WR} assertion to \overline{CAS} assertion	t _{WCS}	$T_C-4.3$	45.7	_	29.0	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$1.5 \times T_{\rm C} - 4.0$	71.0	_	46.0	_	ns
153	RD assertion to data valid	t_{GA}	$T_{\rm C} - 7.5$	_	42.5	_	25.8	ns
154	\overline{RD} deassertion to data not valid 6	t _{GZ}	_	0.0	_	0.0	_	ns
155	WR assertion to data active		$0.75 \times T_C - 0.3$	37.2	_	24.7	_	ns
156	WR deassertion to data high impedance	_	$0.25 \times T_{\rm C}$	_	12.5	_	8.3	ns

Note:

- 1. The number of wait states for page mode access is specified in the data control register.
- 2. The refresh period is specified in the data control register.
- 3. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $2 \times T_C$ for read-after-read or write-after-write sequences).
- 4. Reduced DSP clock speed allows use of page mode DRAM with one wait state as in Figure 2-14.
- 5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
- 6. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .

 Table 2-10
 DRAM Page Mode Timings, Two Wait States^{1, 2, 3, 4}

NI.	Characteristics	Symbol	Expression	80 N	T Innit	
No.				Min	Max	Unit
131	Page mode cycle time	t _{PC}	$2.75 \times T_{\rm C}$	34.4	_	ns
132	CAS assertion to data valid (read)	t _{CAC}	$1.5 \times T_{\rm C} - 6.5$	_	12.3	ns
133	Column address valid to data valid (read)	t_{AA}	$2.5 \times T_{\rm C} - 6.5$	_	24.8	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}	_	0.0		ns

Table 2-10 DRAM Page Mode Timings, Two Wait States^{1, 2, 3, 4}(Continued)

				80 N		
No.	Characteristics	Symbol	Expression		Unit	
				Min	Max	
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$1.75 \times T_{\rm C} - 4.0$	17.9	_	ns
136	Previous \overline{CAS} deassertion to \overline{RAS} deassertion	t _{RHCP}	$3.25 \times T_{\rm C} - 4.0$	36.6	_	ns
137	CAS assertion pulse width	t _{CAS}	$1.5 \times T_C - 4.0$	14.8	_	ns
138	Last \overline{CAS} deassertion to \overline{RAS} deassertion ⁵ •BRW[1:0] = 00	t _{CRP}	$2.0 \times T_{\rm C} - 6.0$	19.0	_	ns
	•BRW[1:0] = 01		$3.5 \times T_{\rm C} - 6.0$	37.8	—	ns
	•BRW[1:0] = 10		$4.5 \times T_{\rm C} - 6.0$	50.3	_	ns
	•BRW[1:0] = 11		$6.5 \times T_{\rm C} - 6.0$	75.3	_	ns
139	CAS deassertion pulse width	t _{CP}	$1.25 \times T_{\rm C} - 4.0$	11.6	_	ns
140	$\frac{\text{Column address valid to}}{\text{CAS}} \text{ assertion}$	t _{ASC}	$T_{\rm C}-4.0$	8.5	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$1.75 \times T_{\rm C} - 4.0$	17.9	_	ns
142	Last column address valid to \overline{RAS} deassertion	t _{RAL}	$3 \times T_{\rm C} - 4.0$	33.5	_	ns
143	\overline{WR} deassertion to \overline{CAS} assertion	t _{RCS}	$1.25 \times T_{\rm C} - 3.8$	11.8	_	ns
144	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t _{RCH}	$0.5 \times T_{\rm C} - 3.7$	2.6	_	ns
145	CAS assertion to WR deassertion	t _{WCH}	$1.5 \times T_C - 4.2$	14.6	_	ns
146	WR assertion pulse width	t _{WP}	$2.5 \times T_C - 4.5$	26.8	_	ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$2.75 \times T_{\rm C} - 4.3$	30.1	_	ns
148	WR assertion to CAS deassertion	t _{CWL}	$2.5 \times T_C - 4.3$	27.0	_	ns
149	Data valid to CAS assertion (write)	t _{DS}	$0.25 \times T_{\rm C} - 3.0$	0.1	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$1.75 \times T_{\rm C} - 4.0$	17.9	_	ns
151	WR assertion to CAS assertion	t _{WCS}	$T_{\rm C} - 4.3$	8.2	_	ns

Table 2-10 DRAM Page Mode Timings, Two Wait States^{1, 2, 3, 4}(Continued)

Nie	Characteristics	Symbol	E-massism	80 N	Unit	
No.			Expression	Min	Max	Oill
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$2.5 \times T_{\rm C} - 4.0$	27.3	_	ns
153	RD assertion to data valid	t_{GA}	$1.75 \times T_{\rm C} - 6.5$	_	15.4	ns
154	\overline{RD} deassertion to data not valid ⁶	t _{GZ}	_	0.0	_	ns
155	WR assertion to data active	_	$0.75 \times T_C - 0.3$	9.1	_	ns
156	WR deassertion to data high impedance	_	$0.25 \times T_{\rm C}$	_	3.1	ns

Note:

- 1. The number of wait states for page mode access is specified in the data control register. The refresh period is also specified in the data control register.
- 2. The asynchronous delays specified in the expressions are valid for DSP56309.
- 3. There are no DRAMs fast enough to meet the specifications for two wait state page mode @ 100MHz, as indicated in **Figure 2-14** on page 2-22.
- 4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $3 \times T_{C}$ for read-after-read or write-after-write sequences).
- 5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
- 6. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .

Table 2-11 DRAM Page Mode Timings, Three Wait States^{1, 2, 3}

NIO	Characteristics	Symbol	Expression	80 MHz		100 MHz		T 124
No.				Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC} ⁴	$3.5 \times T_{\rm C}$	43.8		35.0	_	ns
132	CAS assertion to data valid (read)	t _{CAC}	$\begin{array}{c} \textbf{80 MHz:} \\ 2 \times T_{C} - 6.5 \\ \textbf{100 MHz:} \\ 2 \times T_{C} - 5.7 \end{array}$	_	18.5	_	14.3	ns ns
133	Column address valid to data valid (read)	t _{AA}	$\begin{array}{c} \textbf{80 MHz:} \\ 3 \times T_{C} - 6.5 \\ \textbf{100 MHz:} \\ 3 \times T_{C} - 5.7 \end{array}$	_	31.0	_	24.3	ns ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}	_	0.0	_	0.0	_	ns
135	Last $\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	$2.5 \times T_{C} - 4.0$	27.3	_	21.0	_	ns

 Table 2-11
 DRAM Page Mode Timings, Three Wait States^{1, 2, 3}(Continued)

N.T.		C 1 1	F	80 N	ИHz	100	МНz	T T
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
136	$\frac{\text{Previous }\overline{\text{CAS}}\text{ deassertion to}}{\text{RAS}\text{ deassertion}}$	t _{RHCP}	$4.5 \times T_{\rm C} - 4.0$	52.3	_	41.0	_	ns
137	CAS assertion pulse width	t _{CAS}	$2 \times T_{C} - 4.0$	21.0		16.0	_	ns
138	Last \overline{CAS} deassertion to \overline{RAS} deassertion ⁵ • BRW[1:0] = 00 • BRW[1:0] = 01 • BRW[1:0] = 10 • BRW[1:0] = 11	t _{CRP}	$2.25 \times T_{C} - 6.0 \\ 3.75 \times T_{C} - 6.0 \\ 4.75 \times T_{C} - 6.0 \\ 6.75 \times T_{C} - 6.0$	22.2 40.9 53.4 78.4	_ _ _	16.5 31.5 41.5 61.5		ns ns ns
139	CAS deassertion pulse width	t_{CP}	$1.5 \times T_{\rm C} - 4.0$	14.8	_	11.0	_	ns
140	Column address valid to $\overline{\text{CAS}}$ assertion	t _{ASC}	$T_{\rm C}-4.0$	8.5	_	6.0		ns
141	CAS assertion to column address not valid	t _{CAH}	$2.5 \times T_C - 4.0$	27.3	_	21.0		ns
142	Last column address valid to \overline{RAS} deassertion	t _{RAL}	$4 \times T_{\rm C} - 4.0$	46.0	_	36.0		ns
143	\overline{WR} deassertion to \overline{CAS} assertion	t _{RCS}	$1.25 \times T_{\rm C} - 3.8$	11.8	_	8.7	_	ns
144	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t _{RCH}	$0.75 \times T_{\rm C} - 3.7$	5.7	_	3.8		ns
145	CAS assertion to WR deassertion	t _{WCH}	$2.25 \times T_{\text{C}} - 4.2$	23.9	_	18.3	_	ns
146	WR assertion pulse width	t _{WP}	$3.5 \times T_{\rm C} - 4.5$	39.3	_	30.5	_	ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$3.75 \times T_{\rm C} - 4.3$	42.6	_	33.2		ns
148	WR assertion to CAS deassertion	t _{CWL}	$3.25 \times T_{\text{C}} - 4.3$	36.3	_	28.2	_	ns
149	Data valid to CAS assertion (write)	t _{DS}	$0.5 \times T_{C} - 4.0$	2.3	_	1.0	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$2.5 \times T_C - 4.0$	27.3	_	21.0	_	ns
151	WR assertion to CAS assertion	t _{WCS}	$1.25 \times T_{C} - 4.3$	11.3	_	8.2	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$3.5 \times T_C - 4.0$	39.8		31.0	_	ns
	•							

Table 2-11 DRAM Page Mode Timings, Three Wait States^{1, 2, 3} (Continued)

Nic	Characteristics	Crumbal	Eumanaina	80 MHz		MHz 100 MHz		T 1
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
153	RD assertion to data valid		80 MHz : 2.5 × T _C − 6.5 100 MHz :	_	24.8	_	_	ns
			$2.5 \times T_{\rm C} - 5.7$	_	_	_	19.3	ns
154	RD deassertion to data not valid ⁶	$t_{ m GZ}$	_	0.0		0.0		ns
155	WR assertion to data active	_	$0.75 \times T_C - 0.3$	9.1	_	7.2	_	ns
156	WR deassertion to data high impedance	_	$0.25 \times T_{C}$	_	3.1	_	2.5	ns

- 1. The number of wait states for Page mode access is specified in the data control register.
- 2. The refresh period is specified in the data control register.
- 3. The asynchronous delays specified in the expressions are valid for DSP56309.
- 4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $4 \times T_{C}$ for read-after-read or write-after-write sequences).
- 5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of page-access.
- 6. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .

 Table 2-12
 DRAM Page Mode Timings, Four Wait States 1, 2, 3

N.T.	Character to the	G 1 1	Г	80 N	ИHz	100	МНz	I Init
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC} ⁴	$4.5 \times T_{\rm C}$	56.3	_	45.0	_	ns
132	CAS assertion to data valid (read)	t _{CAC}		_	27.9	_	21.8	ns ns
133	Column address valid to data valid (read)	t _{AA}	80 MHz:	_	40.4	_	31.8	ns ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}	_	0.0	_	0.0	_	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$3.5 \times T_C - 4.0$	39.8	_	31.0	_	ns
136	Previous \overline{CAS} deassertion to \overline{RAS} deassertion	t _{RHCP}	$6 \times T_C - 4.0$	71.0	_	56.0	_	ns
137	CAS assertion pulse width	t _{CAS}	$2.5 \times T_{C} - 4.0$	27.3	_	21.0	_	ns

 Table 2-12
 DRAM Page Mode Timings, Four Wait States^{1, 2, 3}(Continued)

N.T.	Chamataridia	C	F	80 MHz 100 MHz		T I 24		
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
138	Last CAS deassertion to RAS deassertion ⁵ •BRW[1:0] = 00 •BRW[1:0] = 01 •BRW[1:0] = 10 •BRW[1:0] = 11	t _{CRP}	$ 2.75 \times T_{C} - 6.0 \\ 4.25 \times T_{C} - 6.0 \\ 5.25 \times T_{C} - 6.0 \\ 6.25 \times T_{C} - 6.0 \\$	28.4 47.2 59.7 72.2	_ _ _ _	21.5 36.5 46.5 56.5	_ _ _	ns ns ns ns
139	CAS deassertion pulse width	t _{CP}	$2 \times T_{\rm C} - 4.0$	21.0	_	16.0	_	ns
140	$\frac{\text{Column address valid to}}{\overline{\text{CAS}}} \text{ assertion}$	t _{ASC}	$T_C - 4.0$	8.5	_	6.0	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$3.5 \times T_C - 4.0$	39.8	_	31.0	_	ns
142	Last column address valid to \overline{RAS} deassertion	t _{RAL}	$5 \times T_C - 4.0$	58.5	_	46.0	_	ns
143	\overline{WR} deassertion to \overline{CAS} assertion	t _{RCS}	$1.25 \times T_{\rm C} - 3.8$	11.8	_	8.7	_	ns
144	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t _{RCH}	$1.25 \times T_{\rm C} - 3.7$	11.9	_	8.8	_	ns
145	CAS assertion to WR deassertion	t _{WCH}	$3.25 \times T_{\rm C} - 4.2$	36.4	_	28.3	_	ns
146	WR assertion pulse width	t _{WP}	$4.5 \times T_{\rm C} - 4.5$	51.8	_	40.5		ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$4.75 \times T_{\rm C} - 4.3$	55.1	_	43.2	_	ns
148	\overline{WR} assertion to \overline{CAS} deassertion	t _{CWL}	$3.75 \times T_{\rm C} - 4.3$	42.6	_	33.2	_	ns
149	Data valid to CAS assertion (write)	t _{DS}	$0.5 \times T_C - 4.0$	2.3	_	1.0	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$3.5 \times T_C - 4.0$	39.8	_	31.0	_	ns
151	WR assertion to CAS assertion	t _{WCS}	$1.25 \times T_{\rm C} - 4.3$	11.3	_	8.2	_	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$4.5 \times T_{C} - 4.0$	52.3	_	41.0	_	ns

Table 2-12 DRAM Page Mode Timings, Four Wait States^{1, 2, 3}(Continued)

No.	Chamatailala	Ck - 1	80 MHz		ИHz	100	T 124	
NO.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
153	RD assertion to data valid	t _{GA}	80 MHz : $3.25 \times T_C - 6.5$ 100 MHz :	_	34.1	_	_	ns
			$3.25 \times T_{\rm C} - 5.7$	_	_	_	26.8	ns
154	\overline{RD} deassertion to data not valid ⁶	t _{GZ}	_	0.0		0.0		ns
155	$\overline{\rm WR}$ assertion to data active	_	$0.75 \times T_{\rm C} - 0.3$	9.1	_	7.2	_	ns
156	WR deassertion to data high impedance	_	$0.25 \times T_{\rm C}$	_	3.1	_	2.5	ns

- 1. The number of wait states for Page mode access is specified in the data control register.
- 2. The refresh period is specified in the data control register.
- 3. The asynchronous delays specified in the expressions are valid for DSP56309.
- 4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $3 \times T_{C}$ for read-after-read or write-after-write sequences).
- 5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
- 6. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .




Figure 2-15 DRAM Page Mode Write Accesses




Figure 2-16 DRAM Page Mode Read Accesses




Figure 2-17 DRAM Out-of-Page Wait States Selection Guide

Table 2-13 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2}

No.	Characteristics	Symbol	Expression	20 N	IHz ³	30 M	IHz ³	Unit
140.	Characteristics	Symbol	LAPICSSION	Min	Max	Min	Max	
157	Random read or write cycle time	t _{RC}	$5 \times T_{C}$	250.0	_	166.7	_	ns
158	RAS assertion to data valid (read)	t_{RAC}	$2.75 \times T_{\rm C} - 7.5$	_	130.0	_	84.2	ns
159	CAS assertion to data valid (read)	t _{CAC}	$1.25 \times T_{\rm C} - 7.5$	_	55.0	_	34.2	ns
160	Column address valid to data valid (read)	t _{AA}	$1.5 \times T_{\rm C} - 7.5$	_	67.5	_	42.5	ns
161	CAS deassertion to data not valid (read hold time) ⁴	t _{OFF}	_	0.0	_	0.0	_	ns

 Table 2-13
 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2}(Continued)

No.	Characteristics	Symbol	Expression	20 M	IHz ³	30 N	1Hz ³	Unit
	Characteristics	-J		Min	Max	Min	Max	
162	\overline{RAS} deassertion to \overline{RAS} assertion	t _{RP}	$1.75 \times T_C - 4.0$	83.5	_	54.3	_	ns
163	RAS assertion pulse width	t_{RAS}	$3.25 \times T_{\text{C}} - 4.0$	158.5	_	104.3	_	ns
164	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	$1.75 \times T_{\text{C}} - 4.0$	83.5	_	54.3	_	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t _{CSH}	$2.75 \times T_{\text{C}} - 4.0$	133.5	_	87.7	_	ns
166	CAS assertion pulse width	t _{CAS}	$1.25 \times T_{\text{C}} - 4.0$	58.5	_	37.7	_	ns
167	RAS assertion to CAS assertion	t_{RCD}	$1.5 \times T_{\rm C} \pm 2$	73.0	77.0	48.0	52.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.25 \times T_{\rm C} \pm 2$	60.5	64.5	39.7	43.7	ns
169	$\overline{\text{CAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t _{CRP}	$2.25 \times T_{\text{C}} - 4.0$	108.5	_	71.0	_	ns
170	CAS deassertion pulse width	t _{CP}	$1.75 \times T_{\text{C}} - 4.0$	83.5	_	54.3	_	ns
171	Row address valid to RAS assertion	t _{ASR}	$1.75 \times T_{\text{C}} - 4.0$	83.5	_	54.3	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.25 \times T_{\text{C}} - 4.0$	58.5	_	37.7	_	ns
173	Column address valid to CAS assertion	t _{ASC}	$0.25 \times T_{\text{C}} - 4.0$	8.5	_	4.3	_	ns
174	CAS assertion to column address not valid	t_{CAH}	$1.75 \times T_{\text{C}} - 4.0$	83.5	_	54.3	_	ns
175	RAS assertion to column address not valid	t _{AR}	$3.25 \times T_{C} - 4.0$	158.5	_	104.3	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$2 \times T_{\rm C} - 4.0$	96.0	_	62.7	_	ns
177	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$1.5 \times T_{\rm C} - 3.8$	71.2	_	46.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t _{RCH}	$0.75 \times T_{C} - 3.7$	33.8	_	21.3	_	ns
179	\overline{RAS} deassertion to \overline{WR} assertion	t _{RRH}	$0.25 \times T_{\text{C}} - 3.7$	8.8	_	4.6	_	ns

Table 2-13 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2}(Continued)

No.	Characteristics	Symbol	Expression	20 N	IHz ³	30 M	1Hz ³	Unit
140.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Oint
180	CAS assertion to WR deassertion	t _{WCH}	$1.5 \times T_C - 4.2$	70.8	_	45.8	_	ns
181	\overline{RAS} assertion to \overline{WR} deassertion	t_{WCR}	$3 \times T_C - 4.2$	145.8	_	95.8	_	ns
182	WR assertion pulse width	t _{WP}	$4.5 \times T_{\rm C} - 4.5$	220.5	_	145.5	_	ns
183	$\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	$t_{ m RWL}$	$4.75 \times T_{\text{C}} - 4.3$	233.2	_	154.0	_	ns
184	WR assertion to CAS deassertion	t_{CWL}	$4.25 \times T_{\text{C}} - 4.3$	208.2	_	137.4	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$2.25 \times T_{\text{C}} - 4.0$	108.5	_	71.0	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$1.75 \times T_C - 4.0$	83.5	_	54.3	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$3.25 \times T_{\text{C}} - 4.0$	158.5	_	104.3	_	ns
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t_{WCS}	$3 \times T_C - 4.3$	145.7	_	95.7	_	ns
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$0.5 \times T_{\rm C} - 4.0$	21.0	_	12.7	_	ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$1.25 \times T_{\text{C}} - 4.0$	58.5	_	37.7	_	ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$4.5 \times T_C - 4.0$	221.0	_	146.0	_	ns
192	RD assertion to data valid	t_{GA}	$4 \times T_{\rm C} - 7.5$	_	192.5	_	125.8	ns
193	\overline{RD} deassertion to data not valid ⁴	t_{GZ}	_	0.0	_	0.0	_	ns
194	WR assertion to data active	_	$0.75 \times T_{C} - 0.3$	37.2	_	24.7	_	ns
195	WR deassertion to data high impedance		$0.25 \times T_{\rm C}$	_	12.5	_	8.3	ns

- 1. The number of wait states for out-of-page access is specified in the data control register.
- 2. The refresh period is specified in the data control register.
- 3. Reduced DSP clock speed allows use of DRAM out-of-page access with four wait states, as in **Figure 2-17** on page 2-33.
- 4. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .

 $\textbf{Table 2-14} \quad \text{DRAM Out-of-Page and Refresh Timings, Eight Wait States}^{1,\;2}$

B.T.		C 1 1	3	80 MHz		100	MHz	T T .**
No.	Characteristics	Symbol	Expression ³	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$9 \times T_{\rm C}$	112.5	_	90.0	_	ns
158	RAS assertion to data valid (read)	t _{RAC}		_	52.9	_	41.8	ns ns
159	CAS assertion to data valid (read)	t _{CAC}	$\begin{array}{c} \textbf{80 MHz:} \\ 2.25 \times T_C - 6.5 \\ \textbf{100 MHz:} \\ 2.25 \times T_C - 5.7 \end{array}$	_	21.6	_	16.8	ns ns
160	Column address valid to data valid (read)	t _{AA}	$\begin{array}{c} \textbf{80 MHz:} \\ 3 \times T_C - 6.5 \\ \textbf{100 MHz:} \\ 3 \times T_C - 5.7 \end{array}$	_	31.0	_	24.3	ns ns
161	CAS deassertion to data not valid (read hold time) ⁴	t _{OFF}	_	0.0	_	0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$3.25 \times T_{\text{C}} - 4.0$	36.6	_	28.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$5.75 \times T_{\text{C}} - 4.0$	67.9	_	53.5	_	ns
164	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	$3.25 \times T_{\text{C}} - 4.0$	36.6	_	28.5	_	ns
165	RAS assertion to CAS deassertion	t _{CSH}	$4.75 \times T_{\text{C}} - 4.0$	55.4	_	43.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$2.25 \times T_C - 4.0$	24.1	_	18.5	_	ns
167	\overline{RAS} assertion to \overline{CAS} assertion	t _{RCD}	$2.5 \times T_{\rm C} \pm 2$	29.3	33.3	23.0	27.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 \times T_{\rm C} \pm 2$	19.9	23.9	15.5	19.5	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$4.25 \times T_{\text{C}} - 4.0$	49.1	_	38.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$2.75 \times T_{\text{C}} - 4.0$	30.4	_	23.5	_	ns
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$3.25 \times T_{\text{C}} - 4.0$	36.6	_	28.5	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 \times T_{\text{C}} - 4.0$	17.9	_	13.5	_	ns

 Table 2-14
 DRAM Out-of-Page and Refresh Timings, Eight Wait States^{1, 2}(Continued)

.		G 1 1	. 9	80 N	ИHz	100	MHz	ns ns ns ns ns
No.	Characteristics	Symbol	Expression ³	Min	Max	Min	Max	Unit
173	Column address valid to CAS assertion	t _{ASC}	$0.75 \times T_{\text{C}} - 4.0$	5.4	_	3.5	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$3.25 \times T_{C} - 4.0$	36.6	_	28.5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$5.75 \times T_{\rm C} - 4.0$	67.9	_	53.5	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$4 \times T_{\rm C} - 4.0$	46.0	_	36.0	_	ns
177	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$2 \times T_{\rm C} - 3.8$	21.2	_	16.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RCH}	$1.25 \times T_{\rm C} - 3.7$	11.9	_	8.8	_	ns
179	\overline{RAS} deassertion to \overline{WR}^5 assertion	t _{RRH}	$\begin{array}{c} \textbf{80 MHz:} \\ 0.25 \times T_C - 3.0 \\ \textbf{100 MHz:} \\ 0.25 \times T_C - 2.4 \end{array}$	0.1	_	0.1	_	ns ns
180	CAS assertion to WR deassertion	t _{WCH}	$3 \times T_{\rm C} - 4.2$	33.3	_	25.8	_	ns
181	RAS assertion to WR deassertion	t _{WCR}	$5.5 \times T_{\rm C} - 4.2$	64.6	_	50.8	_	ns
182	WR assertion pulse width	t _{WP}	$8.5 \times T_C - 4.5$	101.8	_	80.5	_	ns
183	\overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$8.75 \times T_{\text{C}} - 4.3$	105.1	_	83.2	_	ns
184	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$7.75 \times T_{C} - 4.3$	92.6	_	73.2	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$4.75 \times T_{\text{C}} - 4.0$	55.4	_	43.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$3.25 \times T_{\text{C}} - 4.0$	36.6	_	28.5	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$5.75 \times T_{\text{C}} - 4.0$	67.9	_	53.5	_	ns
188	WR assertion to CAS assertion	t _{WCS}	$5.5 \times T_{\rm C} - 4.3$	64.5	_	50.7	_	ns
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$1.5 \times T_{\rm C} - 4.0$	14.8	_	11.0	_	ns

Table 2-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States^{1, 2}(Continued)

No.		Cumbal	F 3	80 MHz		100 MHz		Unit
INO.	Characteristics	Symbol	Expression ³	Min	Max	Min	Max	UIII
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$1.75 \times T_{\text{C}} - 4.0$	17.9	_	13.5	_	ns
191	\overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$8.5 \times T_{C} - 4.0$	102.3		81.0	_	ns
192	RD assertion to data valid	t _{GA}	80 MHz : $7.5 \times T_C - 6.5$ 100 MHz : $7.5 \times T_C - 5.7$	_	87.3	_	69.3	ns ns
193	\overline{RD} deassertion to data not valid ⁴	t _{GZ}	0.0	0.0	_	0.0	_	ns
194	WR assertion to data active	_	$0.75 \times T_C - 0.3$	9.1	_	7.2	_	ns
195	WR deassertion to data high impedance	_	$0.25 \times T_{\rm C}$	_	3.1		2.5	ns

- 1. The number of wait states for out-of-page access is specified in the data control register.
- 2. The refresh period is specified in the data control register.
- 3. The asynchronous delays specified in the expressions are valid for DSP56309.
- 4. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .
- 5. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.

 Table 2-15
 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2}

No.		Crumbal	3	80 MHz 1		100 I	MHz	ns
NO.	Characteristics	Symbol	Expression ³	Min	Max	Min	Max	UIII
157	Random read or write cycle time	t _{RC}	$12 \times T_{\rm C}$	150.0	_	120.0	_	ns
158	RAS assertion to data valid (read)	t _{RAC}		_	71.6	_	56.8	
159	CAS assertion to data valid (read)	t _{CAC}	$80 \text{ MHz:} \\ 3.75 \times T_C - 6.5 \\ 100 \text{ MHz:} \\ 3.75 \times T_C - 5.7$	_	40.4	_	31.8	ns ns

 Table 2-15
 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2}(Continued)

.	a.	c , .		80 N	ИHz	100	MHz	T T •.
No.	Characteristics	Symbol	Expression ³	Min	Max	Min	Max	Unit
160	Column address valid to data valid (read)	t _{AA}		_	49.8	_	39.3	ns ns
161	CAS deassertion to data not valid (read hold time) ⁴	t _{OFF}	_	0.0	_	0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$4.25 \times T_{\text{C}} - 4.0$	49.1	_	38.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$7.75 \times T_{C} - 4.0$	92.9	_	73.5	_	ns
164	CAS assertion to RAS deassertion	t _{RSH}	$5.25 \times T_{\text{C}} - 4.0$	61.6	_	48.5	_	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t _{CSH}	$6.25 \times T_{\text{C}} - 4.0$	74.1	_	58.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$3.75 \times T_C - 4.0$	42.9	_	33.5	_	ns
167	\overline{RAS} assertion to \overline{CAS} assertion	t _{RCD}	$2.5 \times T_{\rm C} \pm 2$	29.3	33.3	23.0	27.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 \times T_{\rm C} \pm 2$	19.9	23.9	15.5	19.5	ns
169	$\overline{\text{CAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t _{CRP}	$5.75 \times T_{\rm C} - 4.0$	67.9	_	53.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$4.25 \times T_{\text{C}} - 4.0$	49.1	_	38.5	_	ns
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$4.25 \times T_{\text{C}} - 4.0$	49.1	_	38.5	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 \times T_{\text{C}} - 4.0$	17.9	_	13.5	_	ns
173	Column address valid to CAS assertion	t _{ASC}	$0.75 \times T_{\text{C}} - 4.0$	5.4	_	3.5	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$5.25 \times T_{\text{C}} - 4.0$	61.6	_	48.5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$7.75 \times T_{\text{C}} - 4.0$	92.9	_	73.5	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$6 \times T_{\rm C} - 4.0$	71.0	_	56.0	_	ns
177	$\overline{ m WR}$ deassertion to $\overline{ m CAS}$ assertion	t _{RCS}	$3.0 \times T_{\rm C} - 3.8$	33.7	_	26.2	_	ns

Table 2-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2}(Continued)

.		G 1 1	2	80 N	ИHz	100 1	MHz	T T •.
No.	Characteristics	Symbol	Expression ³	Min	Max	Min	Max	Unit
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RCH}	$1.75 \times T_{\text{C}} - 3.7$	18.2		13.8	_	ns
179	\overline{RAS} deassertion to \overline{WR}^5 assertion	t _{RRH}	$\begin{array}{c} \textbf{80 MHz:} \\ 0.25 \times T_C - 3.0 \\ \textbf{100 MHz:} \\ 0.25 \times T_C - 2.4 \end{array}$	0.1	_	0.1	_	ns ns
180	CAS assertion to WR deassertion	t _{WCH}	$5 \times T_{\rm C} - 4.2$	58.3	_	45.8	_	ns
181	\overline{RAS} assertion to \overline{WR} deassertion	t _{WCR}	$7.5 \times T_{\rm C} - 4.2$	89.6	_	70.8	_	ns
182	WR assertion pulse width	t _{WP}	$11.5 \times T_{\text{C}} - 4.5$	139.3	_	110.5		ns
183	\overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$11.75 \times T_{C} - 4.3$	142.7	_	113.2	_	ns
184	WR assertion to CAS deassertion	t _{CWL}	$10.25 \times T_{\text{C}} - 4.3$	130.1	_	103.2	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$5.75 \times T_{\text{C}} - 4.0$	67.9	_	53.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$5.25 \times T_{\text{C}} - 4.0$	61.6	_	48.5	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$7.75 \times T_{\text{C}} - 4.0$	92.9	_	73.5	_	ns
188	WR assertion to CAS assertion	t _{WCS}	$6.5 \times T_{\rm C} - 4.3$	77.0	_	60.7	_	ns
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$1.5 \times T_{\rm C} - 4.0$	14.8	_	11.0	_	ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$2.75 \times T_{\text{C}} - 4.0$	30.4	_	23.5	_	ns
191	RD assertion to RAS deassertion	t _{ROH}	$11.5 \times T_{\text{C}} - 4.0$	139.8	_	111.0	_	ns
192	RD assertion to data valid	t _{GA}	80 MHz : $10 \times T_C - 6.5$ 100 MHz : $10 \times T_C - 5.7$	_	118.5	_	94.3	ns ns
193	RD deassertion to data not valid ⁴	t _{GZ}	—	0.0	_	0.0	_	ns
194	WR assertion to data active	_	$0.75 \times T_{C} - 0.3$	9.1	_	7.2	_	ns

 Table 2-15
 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2} (Continued)

No.	Characteristics	Symbol	E3	80 N	ИHz	100 l	MHz	Unit
INO.	Characteristics	Symbol	Expression ³	Min	Max	Min	Max	Oilit
195	WR deassertion to data high impedance	_	$0.25 \times T_{\rm C}$	_	3.1	_	2.5	ns

- 1. The number of wait states for out-of-page access is specified in the data control register.
- 2. The refresh period is specified in the data control register.
- 3. The asynchronous delays specified in the expressions are valid for DSP56309.
- 4. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .
- 5. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.

 Table 2-16
 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2}

		G 1 1		80 N	ИHz	100 I	МНz	** •.
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$16 \times T_{\rm C}$	200.0	_	160.0		ns
158	RAS assertion to data valid (read)	t _{RAC}	$\begin{array}{c} \textbf{80 MHz:} \\ 8.25 \times T_C - 6.5 \\ \textbf{100 MHz:} \\ 8.25 \times T_C - 5.7 \end{array}$	_	96.6	_	76.8	ns ns
159	CAS assertion to data valid (read)	t _{CAC}	$\begin{array}{c} \textbf{80 MHz:} \\ 4.75 \times T_C - 6.5 \\ \textbf{100 MHz:} \\ 4.75 \times T_C - 5.7 \end{array}$	_	52.9	_	41.8	ns ns
160	Column address valid to data valid (read)	t _{AA}	$\begin{array}{c} \textbf{80 MHz:} \\ 5.5 \times T_{C} - 6.5 \\ \textbf{100 MHz:} \\ 5.5 \times T_{C} - 5.7 \end{array}$	_	62.3	_	49.3	ns ns
161	CAS deassertion to data not valid (read hold time) ³	t _{OFF}	0.0	0.0	_	0.0	_	ns
162	\overline{RAS} deassertion to \overline{RAS} assertion	t _{RP}	$6.25 \times T_{\text{C}} - 4.0$	74.1	_	58.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$9.75 \times T_C - 4.0$	117.9		93.5	_	ns
164	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	$6.25 \times T_{\text{C}} - 4.0$	74.1	_	58.5	_	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t _{CSH}	$8.25 \times T_{\text{C}} - 4.0$	99.1	_	78.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$4.75 \times T_{\text{C}} - 4.0$	55.4	_	43.5	_	ns

Table 2-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2}(Continued)

		G 1 1		80 N	ИHz	100 1	MHz	T 7 •.
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
167	\overline{RAS} assertion to \overline{CAS} assertion	t _{RCD}	$3.5 \times T_C \pm 2$	41.8	45.8	33.0	37.0	ns
168	RAS assertion to column address valid	t _{RAD}	$2.75 \times T_{\text{C}} \pm 2$	32.4	36.4	25.5	29.5	ns
169	$\overline{\text{CAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t _{CRP}	$7.75 \times T_{\text{C}} - 4.0$	92.9	_	73.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$6.25 \times T_C - 4.0$	74.1	_	58.5	_	ns
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$6.25 \times T_{\text{C}} - 4.0$	74.1	_	58.5	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$2.75 \times T_{\text{C}} - 4.0$	30.4	_	23.5	_	ns
173	Column address valid to $\overline{\text{CAS}}$ assertion	t _{ASC}	$0.75 \times T_{\text{C}} - 4.0$	5.4	_	3.5	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$6.25 \times T_{\text{C}} - 4.0$	74.1	_	58.5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$9.75 \times T_{\text{C}} - 4.0$	117.9	_	93.5	_	ns
176	Column address valid to \overline{RAS} deassertion	t _{RAL}	$7 \times T_{\rm C} - 4.0$	83.5	_	66.0	_	ns
177	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$5 \times T_{\rm C} - 3.8$	58.7	_	46.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^4$ assertion	t _{RCH}	$1.75 \times T_{C} - 3.7$	18.2	_	13.8	_	ns
179	\overline{RAS} deassertion to \overline{WR}^4 assertion	t _{RRH}	80 MHz : $0.25 \times T_C - 3.0$ 100 MHz :	0.1	_	_	_	ns
			$0.25 \times T_{\mathrm{C}} - 2.4$	_	_	0.1	_	ns
180	$\overline{\text{CAS}}$ assertion to $\overline{\text{WR}}$ deassertion	t _{WCH}	$6 \times T_{\rm C} - 4.2$	70.8	_	55.8	_	ns
181	\overline{RAS} assertion to \overline{WR} deassertion	t _{WCR}	$9.5 \times T_{\rm C} - 4.2$	114.6		90.8		ns
182	WR assertion pulse width	t _{WP}	$15.5 \times T_{C} - 4.5$	189.3	_	150.5	_	ns
183	\overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$15.75 \times T_{\rm C} - 4.3$	192.6	_	153.2	_	ns

 Table 2-16
 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2}(Continued)

N. T.		C 1.1	F	80 N	ИHz	100 I	MHz	TT . •4
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
184	WR assertion to CAS deassertion	t _{CWL}	$\begin{array}{c} \textbf{80 MHz:} \\ \textbf{14.25} \times \textbf{T}_{\text{C}} - \textbf{4.3} \\ \textbf{100 MHz:} \\ \textbf{14.75} \times \textbf{T}_{\text{C}} - \textbf{4.3} \end{array}$	180.1	_	_ 143.2	_	ns ns
185	Data valid to CAS assertion (write)	t _{DS}	$8.75 \times T_{\text{C}} - 4.0$	105.4	_	83.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$6.25 \times T_{\text{C}} - 4.0$	74.1	_	58.5	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$9.75 \times T_{\text{C}} - 4.0$	117.9	_	93.5	_	ns
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$9.5 \times T_{\rm C} - 4.3$	114.5	_	90.7	_	ns
189	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ assertion (refresh)	t _{CSR}	$1.5 \times T_{\rm C} - 4.0$	14.8	_	11.0	_	ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$4.75 \times T_{\text{C}} - 4.0$	55.4	_	43.5	_	ns
191	\overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$15.5 \times T_{\text{C}} - 4.0$	189.8	_	151.0	_	ns
192	RD assertion to data valid	t _{GA}	80 MHz : 14 × T _C − 6.5 100 MHz :	_	168.5	_	_	ns
			$14 \times T_{\rm C} - 5.7$	_		_	134.3	ns
193	\overline{RD} deassertion to data not valid 3	t _{GZ}	_	0.0	_	0.0	_	ns
194	WR assertion to data active	_	$0.75 \times T_C - 0.3$	9.1	_	7.2	_	ns
195	WR deassertion to data high impedance	_	$0.25 \times T_{\rm C}$	_	3.1	_	2.5	ns

- 1. The number of wait states for out-of-page access is specified in the data control register.
- 2. The refresh period is specified in the data control register.
- 3. \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .
- 4. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.




Figure 2-18 DRAM Out-of-Page Read Access




Figure 2-19 DRAM Out-of-Page Write Access




Figure 2-20 DRAM Refresh Access

Synchronous Timings (SRAM)

Table 2-17 External Bus Synchronous Timings (SRAM Access)¹

NI -	Classical disc	23	80 N	ИHz	100 1	MHz	T I 24
No.	Characteristics	Expression ^{2, 3}	Min	Max	Min	Max	Unit
198	CLKOUT high to address, and AA valid ⁴	80 MHz: $0.25 \times T_C + 4.5$ 100 MHz: $0.25 \times T_C + 4.0$	_	7.6	_	6.5	ns ns
199	CLKOUT high to address, and AA invalid ⁴	$0.25 \times T_{\rm C}$	3.1	_	2.5	_	ns
200	TA valid to CLKOUT high (setup time)	_	5.0	_	4.0	_	ns
201	CLKOUT high to \overline{TA} invalid (hold time)	_	0.0	_	0.0	_	ns
202	CLKOUT high to data out active	$0.25 \times T_{\rm C}$	3.1		2.5	_	ns
203	CLKOUT high to data out valid	80 MHz ⁵ : $0.25 \times T_C + 4.5$ 100 MHz ⁵ :	4.1	7.6		_	ns
		$0.25 \times T_{C} + 4.0$	_	_	3.3	6.5	ns
204	CLKOUT high to data out invalid	$0.25 \times T_{\rm C}$	3.1	_	2.5	_	ns
205	CLKOUT high to data out high impedance	80 MHz : $0.25 \times T_C + 0.5$ 100 MHz :	_	3.6	_	_	ns
		$0.25 \times T_{\rm C}$	_	_	_	2.5	ns
206	Data in valid to CLKOUT high (setup)	_	5.0	_	4.0	_	ns
207	CLKOUT high to data in invalid (hold)	_	0.0	_	0.0	_	ns
208	CLKOUT high to \overline{RD} assertion	80 MHz ⁵ : 0.75 × T _C + 4.5 100 MHz ⁵ : 0.75 × T _C + 4.0	10.4	13.9	8.2	_ 11.5	ns ns
209	CLKOUT high to $\overline{\text{RD}}$ deassertion	_	0.0	4.5	0.0	4.0	ns
	6						

Table 2-17 External Bus Synchronous Timings (SRAM Access)¹(Continued)

Nic	Characteristics	. 23	80 N	ИHz	100	MHz	T I \$4
No.	Characteristics	Expression ^{2, 3}	Min	Max	Min	Max	Unit
210	CLKOUT high to WR assertion ⁶	80 MHz ⁵ : $0.5 \times T_C + 4.8$ [WS = 1 or	7.6	11.1	_	_	ns
		WS ≥ 4] 100 MHz ⁵ : $0.5 \times T_C + 4.3$ [WS = 1 or WS ≥ 4] All frequencies:	_	_	6.3	9.3	ns
		$[2 \le WS \le 3]$	1.3	4.8	1.3	4.3	ns
211	CLKOUT high to WR deassertion	_	0.0	4.3	0.0	3.8	ns

- External bus synchronous timings should be used only for reference to the clock and not for relative timings.
- 2. WS is the number of wait states specified in the bus control register (BCR).
- 3. The asynchronous delays specified in the expressions are valid for DSP56309.
- 4. T198 and T199 are valid for address trace mode if the ATE bit in the OMR is set. Use the status of \overline{BR} (See T212) to determine whether the access referenced by A0–A23 is internal or external, when this mode is enabled.
- 5. When both a minimum and maximum value are shown, use the expression to calculate the worst case.
- 6. If WS > 1, \overline{WR} assertion refers to the next rising edge of CLKOUT.




Figure 2-21 Synchronous Bus Timings SRAM 1 WS (BCR Controlled)




Figure 2-22 Synchronous Bus Timings SRAM, 2 or More WS, TA Controlled

Arbitration Timings

Table 2-18 Arbitration Bus Timings¹

NI-	Chamadada	F	80 N	ИHz	100 l	T I \$4	
No.	Characteristics	Expression	Min	Max	Min	Max	Unit
212	CLKOUT high to \overline{BR} assertion/deassertion ²	_	1.0	4.5	1.0	4.0	ns
213	BG asserted/deasserted to CLKOUT high (setup)	_	5.0	_	4.0	_	ns
214	CLKOUT high to \overline{BG} deasserted/asserted (hold)	_	0.0	_	0.0	_	ns
215	BB deassertion to CLKOUT high (input setup)	_	5.0	_	4.0	_	ns
216	CLKOUT high to \overline{BB} assertion (input hold)	_	0.0	_	0.0	_	ns
217	CLKOUT high to \overline{BB} assertion (output)	_	1.0	4.5	1.0	4.0	ns
218	CLKOUT high to \overline{BB} deassertion (output)	_	1.0	4.5	1.0	4.0	ns
219	BB high to BB high impedance (output)	_	_	5.6	_	4.5	ns
220	CLKOUT high to address and controls active	$0.25 \times T_{\rm C}$	3.1	_	2.5	_	ns
221	CLKOUT high to address and controls high impedance	$\begin{array}{c} \textbf{80 MHz:} \\ 0.25 \times T_C + 0.5 \\ \textbf{100 MHz:} \\ 0.25 \times T_C \end{array}$	_	3.6	_	2.5	ns ns
222	CLKOUT high to AA active	$0.25 \times T_{\rm C}$	3.1	_	2.5	_	ns
223	CLKOUT high to AA deassertion	$\begin{array}{c} \textbf{80 MHz}^{3} \\ \textbf{0.25} \times \textbf{T}_{\text{C}} + \textbf{4.5} \\ \textbf{100 MHz}^{3} \\ \textbf{0.25} \times \textbf{T}_{\text{C}} + \textbf{4.0} \end{array}$	4.1	7.6	3.2	6.5	ns ns
224	CLKOUT high to AA high impedance	80 MHz: $0.75 \times T_C + 0.5$ 100 MHz:	_	9.9	_	_	ns
		$0.75 \times T_{\rm C}$	—	_	_	7.5	ns

- 1. The asynchronous delays specified in the expressions are valid for DSP56309.
- 2. T212 is valid for address trace mode when the ATE bit in the OMR is set. BR is deasserted for internal accesses and asserted for external accesses.
- 3. When both a minimum and maximum value are shown, use the expression to calculate the worst case.




Figure 2-23 Bus Acquisition Timings




Figure 2-24 Bus Release Timings Case 1 (BRT Bit in OMR Cleared)




Figure 2-25 Bus Release Timings Case 2 (BRT Bit in OMR Set)

HOST INTERFACE TIMING

 $\textbf{Table 2-19} \ \ \text{Host Interface Timing}^{1,\ 2,\ 3}$

			80 N	ИHz	100	MHz	
No.	Characteristic	Expression	Min	Max	Min	Max	Unit
317	Read data strobe assertion width ⁴ HACK assertion width	80 MHz : T _C + 12.4 100 MHz : T _C + 9.0	24.9	_	19.9	_	ns ns
318	Read data strobe deassertion width ⁴ HACK deassertion width	——————————————————————————————————————	12.4	_	9.9		ns
319	Read data strobe deassertion width ⁴ after "last data register" reads, ^{5, 6} or between two consecutive CVR, ICR, or ISR reads ⁷ HACK deassertion width after "last data register" reads ^{5, 6}	$\begin{array}{c} \textbf{80 MHz:} \\ 2.5 \times T_{C} + 8.3 \\ \textbf{100 MHz:} \\ 2.5 \times T_{C} + 6.6 \end{array}$	39.5	_	33.6	_	ns ns
320	Write data strobe assertion width ⁸	_	16.5	_	13.2	_	ns
321	Write data strobe deassertion width ⁸	80 MHz : $2.5 \times T_C + 8.3$ 100 MHz : $2.5 \times T_C + 6.6$	39.5	_	33.6	_	ns ns
322	HAS assertion width	_	12.4	_	9.9	_	ns
323	HAS deassertion to data strobe assertion ⁹	_	0.0	_	0.0	_	ns
324	Host data input setup time before write data strobe deassertion ⁸	_	12.4	_	9.9	_	ns
325	Host data input hold time after write data strobe deassertion ⁸	_	4.1	_	3.3	_	ns
326	Read data strobe assertion to output data active from high impedance $^4\overline{\text{HACK}}$ assertion to output data active from high impedance	_	4.1	_	3.3	_	ns
327	Read data strobe assertion to output data valid $\overline{\text{HACK}}$ assertion to output data valid	_	_	26.68	_	23.54	ns
328	Read data strobe deassertion to output data high impedance ⁴ HACK deassertion to output data high impedance	_	_	12.4	_	9.9	ns
329	Output data hold time after read data strobe deassertion ⁴ Output data hold time after HACK deassertion	_	4.1	_	4.1	_	ns

Host Interface Timing

Table 2-19 Host Interface Timing^{1, 2, 3} (Continued)

			80 N	ИНz	100	MHz	
No.	Characteristic	Expression	Min	Max	Min	Max	Unit
330	HCS assertion to read data strobe deassertion ⁴	80 MHz : T _C + 12.4 100 MHz :	24.9	_	_	_	ns
		$T_{\rm C} + 9.9$	_		19.9	_	ns
331	$\overline{\text{HCS}}$ assertion to write data strobe deassertion ⁸		12.4	_	9.9		ns
332	HCS assertion to output data valid	_	_	20.6	_	16.5	ns
333	HCS hold time after data strobe deassertion ⁹	_	0.0	_	0.0	_	ns
334	Address (AD7–AD0) setup time before $\overline{\text{HAS}}$ deassertion (HMUX=1)	_	5.8	_	4.7	_	ns
335	Address (AD7–AD0) hold time after $\overline{\text{HAS}}$ deassertion (HMUX=1)	_	4.1	_	3.3	_	ns
336	A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/ $\overline{\mathbb{W}}$ setup time before data strobe assertion ⁹ • Read	_					
	•Write		0 5.8	_ _	0 4.7	_ _	ns ns
337	A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/ \overline{W} hold time after data strobe deassertion 9	_	4.1	_	3.3	_	ns
338	Delay from read data strobe deassertion to host request assertion for "last data register" read ^{4, 5, 10}	80 MHz : 2 × T _C + 20.6 100 MHz :	45.6	_	_	_	ns
		$2 \times T_{\rm C} + 20.6$	_	_	36.5	_	ns
339	Delay from write data strobe deassertion to host request assertion for "last data register" write ^{5, 8, 10}	$egin{array}{c} \textbf{80 MHz:} \\ 1.5 imes T_{C} + 20.6 \\ \textbf{100 MHz:} \\ \end{array}$	39.4	_	_	_	ns
		$1.5 \times T_{\rm C} + 16.5$	_	_	31.5	_	ns
340	Delay from data strobe assertion to host request deassertion for "last data register" read or write $(HROD=0)^{5,\;9,\;10}$	_	_	22.55	_	20.24	ns
341	Delay from data strobe assertion to host request deassertion for "last data register" read or write (HROD=1, open drain host request) ^{5, 9, 10, 11}	_	_	300.0	_	300.0	ns

Table 2-19 Host Interface Timing^{1, 2, 3} (Continued)

No.		Eumanaina	80 N	ИHz	100	MHz	Unit
NO.	Characteristic	Expression	Min	Max	Min	Max	Unit

- 1. See Host Port Usage in the DSP56309 User's Manual, Section 2, Signal/Connection Descriptions.
- 2. In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.
- 3. V_{CCQL} = 3.3 V \pm 0.3 V; T_{J} = -40°C to +100 °C, C_{L} = 50 pF
- 4. The read data strobe is HRD in the dual data strobe mode and HDS in the single data strobe mode.
- 5. The "last data register" is the register at address \$7, which is the last location to be read or written in data transfers. This is RXL/TXL in the little endian mode (HBE = 0), or RXH/TXH in the big endian mode (HBE = 1).
- 6. This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ signal.
- 7. This timing is applicable only if two consecutive reads from one of these registers are executed.
- 8. The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.
- 9. The data strobe is host read (HRD) or host write (HWR) in the dual data strobe mode and host data strobe (HDS) in the single data strobe mode.
- 10. The host request is HREQ in the single host request mode and HRRQ and HTRQ in the double host request mode.
- 11. In this calculation, the host request signal is pulled up by a 4.7 k Ω resistor in the open-drain mode.




Figure 2-26 Host Interrupt Vector Register (IVR) Read Timing Diagram

Host Interface Timing




Figure 2-27 Read Timing Diagram, Non-Multiplexed Bus

AA1754

AA1755




Figure 2-28 Write Timing Diagram, Non-Multiplexed Bus

Host Interface Timing




Figure 2-29 Read Timing Diagram, Multiplexed Bus




Figure 2-30 Write Timing Diagram, Multiplexed Bus

SCI TIMING

Table 2-20 SCI Timing¹

No.	Characteristics	Symbol	Expression	80 MHz		100 MHz		
				Min	Max	Min	Max	Unit
400	Synchronous clock cycle	t _{SCC} ²	$8 \times T_{C}$	100.0		80.0		ns
401	Clock low period	_	$t_{SCC}/2-10.0$	40.0	_	30.0	_	ns
402	Clock high period	_	$t_{SCC}/2-10.0$	40.0	_	30.0		ns
403	Output data setup to clock falling edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} - 17.0$	14.3	_	8.0	_	ns
404	Output data hold after clock rising edge (internal clock)	_	$t_{SCC}/4-0.5\times T_{C}$	18.8		15.0		ns
405	Input data setup time before clock rising edge (internal clock)	_	$t_{SCC}/4 + 0.5 \times T_C + 25.0$	56.3	_	50.0	_	ns
406	Input data not valid before clock rising edge (internal clock)	_	$t_{SCC}/4 + 0.5 \times T_C - 5.5$	_	25.8	_	19.5	ns
407	Clock falling edge to output data valid (external clock)	_	_	_	32.0	_	32.0	ns
408	Output data hold after clock rising edge (external clock)	_	$T_{\rm C} + 8.0$	20.5	_	18.0	_	ns
409	Input data setup time before clock rising edge (external clock)	_	_	0.0	_	0.0	_	ns
410	Input data hold time after clock rising edge (external clock)	_	_	9.0	_	9.0	_	ns
411	Asynchronous clock cycle	t _{ACC} ³	$64 \times T_{\rm C}$	800.0		640.0		ns
412	Clock low period		$t_{\rm ACC}/2 - 10.0$	390.0	_	310.0		ns
413	Clock high period	_	$t_{ACC}/2 - 10.0$	390.0		310.0		ns


Table 2-20 SCI Timing¹

No.		Cumbal	Evaposion	80 N	ИНz	100 N	ИНz	unit
NO.	Characteristics	Symbol	Expression N	Min	Max	Min	Max	Unit
	Output data setup to clock rising edge (internal clock)	_	$t_{ACC}/2 - 30.0$	370.0	_	290.0	_	ns
415	Output data hold after clock rising edge (internal clock)		$t_{ACC}/2 - 30.0$	370.0	_	290.0	_	ns

Note:

- V_{CCQL} = 3.3 V ± 0.3 V; T_J = -40°C to +100 °C, C_L = 50 pF
 t_{SCC} = synchronous clock cycle time (For internal clock, t_{SCC} is determined by the SCI clock control register and T_C.)
- t_{ACC} = asynchronous clock cycle time; value given for 1X clock mode (For internal clock, t_{ACC} is determined by the SCI clock control register and T_{C} .)

SCI Timing



a) Internal Clock




Figure 2-31 SCI Synchronous Mode Timing




Figure 2-32 SCI Asynchronous Mode Timing

ESSIO/ESSI1 TIMING

Table 2-21 ESSI Timings¹

	9.9	G 1 1		80 N	ИНz	100 I	МНz		** •.
No.	Characteristics ^{2, 3}	Symbol	Expression	Min	Max	Min	Max	Condition ⁴	Unit
430	Clock cycle ⁵	t _{SSICC}	$\begin{array}{c} 3\times T_C \\ 4\times T_C \end{array}$	37.5 50.0	_	30.0 40.0	_	x ck i ck	ns
431	Clock high period •For internal clock •For external clock	_	$\begin{vmatrix} 2 \times T_{\text{C}} - 10.0 \\ 1.5 \times T_{\text{C}} \end{vmatrix}$	15.0 18.8		10.0 15.0	_ _	_	ns ns
432	Clock low period •For internal clock •For external clock	_	$\begin{vmatrix} 2 \times T_{\text{C}} - 10.0 \\ 1.5 \times T_{\text{C}} \end{vmatrix}$	15.0 18.8	_ _	10.0 15.0	_ _ _	_	ns ns
433	RXC rising edge to FSR out (bl) high	_	_	_	37.0 22.0	_	37.0 22.0	x ck i ck a	ns
434	RXC rising edge to FSR out (bl) low	_	_	_	37.0 22.0	_	37.0 22.0	x ck i ck a	ns
435	RXC rising edge to FSR out (wr) high ⁶	_	_	_	39.0 24.0	_	39.0 24.0	x ck i ck a	ns
436	RXC rising edge to FSR out (wr) low ⁶	_	_	_	39.0 24.0	_	39.0 24.0	x ck i ck a	ns
437	RXC rising edge to FSR out (wl) high	_	_	_	36.0 21.0	_	36.0 21.0	x ck i ck a	ns
438	RXC rising edge to FSR out (wl) low	_	_	_	37.0 22.0	_	37.0 22.0	x ck i ck a	ns
439	Data in setup time before RXC (SCK in synchronous mode) falling edge	_	_	0.0 19.0	_	0.0 19.0	_	x ck i ck	ns
440	Data in hold time after RXC falling edge	_	_	5.0 3.0	_	5.0 3.0	_	x ck i ck	ns
441	FSR input (bl, wr) high before RXC falling edge ⁶	_	_	23.0 1.0	_	23.0 1.0	_	x ck i ck a	ns
442	FSR input (wl) high before RXC falling edge	_	_	23.0 1.0	_	23.0 1.0	_	x ck i ck a	ns
443	FSR input hold time after RXC falling edge	_	_	3.0 0.0	_	3.0 0.0		x ck i ck a	ns
444	Flags input setup before RXC falling edge	_	_	0.0 19.0	_	0.0 19.0	_	x ck i ck s	ns

 $\textbf{Table 2-21} \quad \text{ESSI Timings}^1$

Characteristics ^{2, 3}	Symbol	Evaressier	80 N	80 MHz 100 MHz		Cond:::4	Unit		
Characteristics -, °	Symbol	Expression	Min	Max	Min	Max	Condition	Ome	
Flags input hold time after RXC falling edge	_	_	6.0 0.0	_	6.0 0.0	_	x ck i ck s	ns	
TXC rising edge to FST out (bl) high	_	_	_	29.0 15.0	_	29.0 15.0	x ck i ck	ns	
TXC rising edge to FST out (bl) low	_	_	_	31.0 17.0	_	31.0 17.0	x ck i ck	ns	
TXC rising edge to FST out (wr) high ⁶	_	_	_	31.0 17.0	_	31.0 17.0	x ck i ck	ns	
TXC rising edge to FST out (wr) low ⁶	_	_	_	33.0 19.0	_	33.0 19.0	x ck i ck	ns	
TXC rising edge to FST out (wl) high	_	_	_	30.0 16.0	_	30.0 16.0	x ck i ck	ns	
TXC rising edge to FST out (wl) low	_	_	_	31.0 17.0	_	31.0 17.0	x ck i ck	ns	
TXC rising edge to data out enable from high impedance	_	_	_	31.0 17.0	_	31.0 17.0	x ck i ck	ns	
TXC rising edge to transmitter #0 drive enable assertion	_	_	_	34.0 20.0	_	34.0 20.0	x ck i ck	ns	
TXC rising edge to data out valid	_	$35 + 0.5 \times T_{C}$ 21.0	_ _	41.3 21.0	_	40.0 21.0	x ck i ck	ns	
TXC rising edge to data out high impedance ⁷	_	_	_ _	31.0 16.0	_	31.0 16.0	x ck i ck	ns	
TXC rising edge to transmitter #0 drive enable deassertion ⁷	_	_	_	34.0 20.0	_	34.0 20.0	x ck i ck	ns	
FST input (bl, wr) setup time before TXC falling edge ⁶	_	_	2.0 21.0	_	2.0 21.0	_	x ck i ck	ns	
FST input (wl) to data out enable from high impedance	_	_	_	27.0	_	27.0	_	ns	
FST input (wl) to transmitter #0 drive enable assertion	_	_	_	31.0	_	31.0	_	ns	
	TXC rising edge to FST out (bl) high TXC rising edge to FST out (bl) low TXC rising edge to FST out (wr) high ⁶ TXC rising edge to FST out (wr) low ⁶ TXC rising edge to FST out (wl) high TXC rising edge to FST out (wl) high TXC rising edge to FST out (wl) low TXC rising edge to data out enable from high impedance TXC rising edge to transmitter #0 drive enable assertion TXC rising edge to data out valid TXC rising edge to data out high impedance ⁷ TXC rising edge to transmitter #0 drive enable deassertion ⁷ FST input (bl, wr) setup time before TXC falling edge ⁶ FST input (wl) to data out enable from high impedance FST input (wl) to drive enable from high impedance FST input (wl) to transmitter #0 drive	Flags input hold time after RXC falling edge TXC rising edge to FST out (bl) high TXC rising edge to FST out (bl) low TXC rising edge to FST out (wr) high ⁶ TXC rising edge to FST out (wr) low ⁶ TXC rising edge to FST out (wl) high TXC rising edge to FST out (wl) high TXC rising edge to FST out (wl) low TXC rising edge to data out enable from high impedance TXC rising edge to data out valid TXC rising edge to data out high impedance ⁷ TXC rising edge to data out high impedance ⁷ TXC rising edge to to transmitter #0 drive enable deassertion ⁷ FST input (bl, wr) setup time before TXC falling edge ⁶ FST input (wl) to data out enable from high impedance FST input (wl) to data out enable from high impedance FST input (wl) to drive FST input (wl) to drive FST input (wl) to drive FST input (wl) to drive	Flags input hold time after RXC falling edge TXC rising edge to FST out (bl) high TXC rising edge to FST out (bl) low TXC rising edge to FST out (wr) high ⁶ TXC rising edge to FST out (wr) low ⁶ TXC rising edge to FST out (wl) high TXC rising edge to FST out (wl) high TXC rising edge to FST out (wl) high TXC rising edge to FST out (wl) low TXC rising edge to data out enable from high impedance TXC rising edge to data out enable assertion TXC rising edge to data out high impedance ⁷ TXC rising edge to to transmitter #0 drive enable deassertion TXC rising edge to transmitter #0 drive enable deassertion TXC rising edge to transmitter #0 drive enable deassertion TXC rising edge to transmitter #0 drive enable deassertion TXC rising edge to transmitter #0 drive enable deassertion TXC rising edge to transmitter #0 drive enable from high impedance FST input (wl) to data out enable from high impedance FST input (wl) to data out enable from high impedance FST input (wl) to drive FST input (wl) to drive FST input (wl) to drive	Characteristics ^{2, 3} Symbol Expression Flags input hold time after RXC falling edge TXC rising edge to FST out (bl) high TXC rising edge to FST out (bl) low TXC rising edge to FST out (wr) high ⁶ TXC rising edge to FST out (wr) low ⁶ TXC rising edge to FST out (wr) low ⁶ TXC rising edge to FST out (wr) low ⁶ TXC rising edge to FST out (wr) low ⁶ TXC rising edge to FST out (wr) low TXC rising edge to FST out (wr) low TXC rising edge to data out enable from high impedance TXC rising edge to data out valid TXC rising edge to data out high impedance ⁷ TXC rising edge to to transmitter #0 drive enable deassertion ⁷ FST input (bl, wr) setup time before TXC falling edge ⁶ FST input (wr) to data out enable from high impedance FST input (wr) to data out enable from high impedance FST input (wr) to data out enable from high impedance FST input (wr) to data out enable from high impedance FST input (wr) to data out enable from high impedance FST input (wr) to data out enable from high impedance FST input (wr) to data out enable from high impedance FST input (wr) to data out enable from high impedance	Characteristics ^{2, 3} Symbol Expression Min Max	Characteristics ^{2, 3} Symbol Expression Min Max Min Flags input hold time after RXC falling edge — — — — — — — — — — — — — — — — — —	Characteristics ^{2, 3} Symbol Expression Min Max Min Max	Characteristics ^{2, 3} Symbol Expression Min Max Min Min Max Min Min Max Min Min Max Min Min	

Nic	Cl 2 3	Cromb al	Europasian	80 N	ИНz	100 I	MHz	G 1 4	T 1 4
No.	Characteristics ^{2, 3}	Symbol	Expression	Min Max		Min	Max	Condition ⁴	Unit
460	FST input (wl) setup time before TXC falling edge	_	_	2.0 21.0	_	2.0 21.0	_	x ck i ck	ns
461	FST input hold time after TXC falling edge	_	_	4.0 0.0	_	4.0 0.0	_	x ck i ck	ns
462	Flag output valid after TXC rising edge	_	_	_	32.0 18.0	_	32.0 18.0	x ck i ck	ns

Note:

- 1. V_{CCQL} = 3.3 V \pm 0.3 V; T_{J} = -40°C to +100 °C, C_{L} = 50 pF
- 2. bl = bit length

wl = word length

wr = word length relative

3. TXC (SCK pin) = transmit clock

RXC (SC0 or SCK pin) = receive clock

FST (SC2 Pin) = transmit frame sync

FSR (SC1 or SC2 pin) receive frame sync

4. i ck = internal clock

x ck = external clock


i ck a = internal clock, asynchronous mode

(Asynchronous implies that TXC and RXC are two different clocks)

i ck s = internal clock, synchronous mode

(Synchronous implies that TXC and RXC are the same clock)

- 5. For the internal clock, the external clock cycle is defined by Icyc and the ESSI control register.
- 6. The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but spreads from one serial clock before first bit clock (same as bit length frame sync signal), until the one before last bit clock of the first word in frame.
- 7. Periodically sampled and not 100% tested



Note: In network mode, output flag transitions can occur at the start of each time slot within the frame. In normal mode, the output flag state is asserted for the entire frame period.

AA0490

Figure 2-33 ESSI Transmitter Timing




Figure 2-34 ESSI Receiver Timing

TIMER TIMING

Table 2-22 Timer Timing

NT.		F	80 N	ИHz	100 1	MHz	T T . *4
No.	Characteristics	Expression	Min	Max	Min	Max	Unit
480	TIO Low	$2 \times T_{\rm C} + 2.0$	27.0	_	22.0	_	ns
481	TIO High	$2 \times T_{\rm C} + 2.0$	27.0	_	22.0	_	ns
482	Timer setup time from TIO (Input) assertion to CLKOUT rising edge	_	9.0	12.5	9.0	10.0	ns
483	Synchronous timer delay time from CLKOUT rising edge to the external memory access address out valid caused by first interrupt instruction execution	$10.25 \times T_{\rm C} + 1.0$	129.1	_	103.5	_	ns
484	CLKOUT rising edge to TIO (Output) assertion • Minimum • Maximum	$0.5 \times T_{C} + 3.5$ $0.5 \times T_{C} + 19.8$	9.8	<u> </u>	8.5		ns ns
485	CLKOUT rising edge to TIO (Output) deassertion • Minimum • Maximum	$\begin{array}{c} \textbf{0.5} \times \textbf{T}_{C} + \textbf{3.5} \\ \textbf{80 MHz:} \\ \textbf{0.5} \times \textbf{T}_{C} + \textbf{19.8} \\ \textbf{100 MHz:} \\ \textbf{0.5} \times \textbf{T}_{C} + \textbf{19.0} \end{array}$	9.8	 26.1 	8.5 — —	_ _ _ 24.8	ns ns
Note:	$V_{\rm CCQL} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_{\rm J} = -40^{\circ}\text{C to } + 10^{\circ}\text{C}$	$100 ^{\circ}\text{C}, \text{C}_{\text{L}} = 50 \text{pF}$	•		-		




Figure 2-35 TIO Timer Event Input Restrictions




Figure 2-36 Timer Interrupt Generation




Figure 2-37 External Pulse Generation

GPIO TIMING

Table 2-23 GPIO Timing

NI-	Chamatada	E	80 N	ИHz	Min	MHz	T 1 *4
No.	Characteristics	Expression	Min	Max	Min	Max	Unit
490	CLKOUT edge to GPIO out valid (GPIO out delay time)	_	_	31.0	_	31.0	ns
491	CLKOUT edge to GPIO out not valid (GPIO out hold time)	_	3.0	_	3.0	_	ns
492	GPIO In valid to CLKOUT edge (GPIO in set-up time)	_	12.0	_	12.0	_	ns
493	CLKOUT edge to GPIO in not valid (GPIO in hold time)	_	0.0	_	0.0	_	ns
494	Fetch to CLKOUT edge before GPIO change	$6.75 \times T_{\rm C}$	84.4	_	67.5	_	ns
Note:	$V_{CCQL} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_J = -40^{\circ}\text{C to} +100$	°C, C _L = 50 pF					




Figure 2-38 GPIO Timing

AA0495

and R0 contains the address of GPIO data register.

JTAG TIMING

Table 2-24 JTAG Timing^{1, 2}

No.	Chamastanistica	All freq	Unit	
INO.	Characteristics	Min	Max	Unit
500	TCK frequency of operation (1/($T_C \times 3$); maximum 22 MHz)	0.0	22.0	MHz
501	TCK cycle time in Crystal mode	45.0	_	ns
502	TCK clock pulse width measured at 1.5 V	20.0	_	ns
503	TCK rise and fall times	0.0	3.0	ns
504	Boundary scan input data setup time	5.0	_	ns
505	Boundary scan input data hold time	24.0	_	ns
506	TCK low to output data valid	0.0	40.0	ns
507	TCK low to output high impedance	0.0	40.0	ns
508	TMS, TDI data setup time	5.0	_	ns
509	TMS, TDI data hold time	25.0	_	ns
510	TCK low to TDO data valid	0.0	44.0	ns
511	TCK low to TDO high impedance	0.0	44.0	ns
512	TRST assert time	100.0	_	ns
513	TRST setup time to TCK low	40.0	_	ns
Note:	1. $V_{CCOL} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $T_I = -40 ^{\circ}\text{C}$ to $+100 ^{\circ}\text{C}$, $C_L = 50 \text{ pF}$	1	1	

 $V_{CCQL} = 3.3~V \pm 0.3~V; T_J = -40^{\circ}C~to~+100~^{\circ}C, \ C_L = 50~pF$ All timings apply to OnCE module data transfers because it uses the JTAG port as an interface.




Figure 2-39 Test Clock Input Timing Diagram

JTAG Timing




Figure 2-40 Boundary Scan (JTAG) Timing Diagram




Figure 2-41 Test Access Port Timing Diagram




Figure 2-42 $\overline{\text{TRST}}$ Timing Diagram

OnCE MODULE TIMING

 Table 2-25
 OnCE Module Timing

No.	Characteristics	Eummoodion	80 N	ИНz	100	Unit	
INO.	Characteristics	Expression	Min	Max	Min	Max	Unit
500	TCK frequency of operation	$1/(T_C \times 3)$, max 22.0 MHz	0.0	22.0	0.0	22.0	MHz
514	DE assertion time in order to enter debug mode	$1.5 \times T_{\rm C} + 10.0$	28.8	_	25.0	_	ns
515	Response time when DSP56309 is executing NOP instructions from internal memory	$5.5 \times T_C + 30.0$	_	98.8	_	85.0	ns
516	Debug acknowledge assertion time	$3 \times T_{\text{C}} + 10.0$	47.5		40.0		ns
Note	: $V_{CCQL} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_J = -40^{\circ}\text{C to} +$	$-100 ^{\circ}\text{C}, \text{C}_{\text{L}} = 50 \text{pF}$			· ·	· · · ·	




Figure 2-43 OnCE—Debug Request

Specifications	
OnCE Module Timing	

SECTION 3 PACKAGING

PIN-OUT AND PACKAGE INFORMATION

This sections provides information about the available packages for this product, including diagrams of the package pinouts and tables describing how the signals described in *DSP56309 User's Manual, Section 2, Signal/Connection Descriptions* are allocated for each package.

The DSP56309 is available in two package types:

- 144-pin thin quad flat pack (TQFP)
- 196-pin plastic ball grid array (PBGA)

TQFP Package Description

Top and bottom views of the TQFP package are shown in **Figure 3-1** and **Figure 3-2** with their pin-outs.




Figure 3-1 DSP56309 Thin Quad Flat Pack (TQFP), Top View




Figure 3-2 DSP56309 Thin Quad Flat Pack (TQFP), Bottom View

 Table 3-1
 DSP56309 TQFP Signal Identification by Pin Number

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	SRD1 or PD4	26	GND_S	51	AA2/RAS2
2	STD1 or PD5	27	TIO2	52	CAS
3	SC02 or PC2	28	TIO1	53	XTAL
4	SC01 or PC1	29	TIO0	54	$\mathrm{GND}_{\mathrm{Q}}$
5	DE	30	HCS/HCS, HA10, or PB13	55	EXTAL
6	PINIT/NMI	31	HA2, HA9, or PB10	56	V_{CCQL}
7	SRD0 or PC4	32	HA1, HA8, or PB9	57	V _{CCC}
8	V _{CCS}	33	HA0, HAS/HAS, or PB8	58	GND_C
9	GND_S	34	H7, HAD7, or PB7	59	CLKOUT
10	STD0 or PC5	35	H6, HAD6, or PB6	60	BCLK
11	SC10 or PD0	36	H5, HAD5, or PB5	61	BCLK
12	SC00 or PC0	37	H4, HAD4, or PB4	62	TA
13	RXD or PE0	38	V_{CCH}	63	BR
14	TXD or PE1	39	GND _H	64	BB
15	SCLK or PE2	40	H3, HAD3, or PB3	65	V _{CCC}
16	SCK1 or PD3	41	H2, HAD2, or PB2	66	GND_C
17	SCK0 or PC3	42	H1, HAD1, or PB1	67	WR
18	V_{CCQL}	43	H0, HAD0, or PB0	68	RD
19	$\mathrm{GND}_{\mathrm{Q}}$	44	RESET	69	AA1/RAS1
20	V_{CCQH}	45	V _{CCP}	70	AA0/RAS0
21	$\overline{\text{HDS}}/\text{HDS}, \overline{\text{HWR}}/\text{HWR}, \text{ or PB12}$	46	PCAP	71	BG
22	HRW, HRD/HRD, or PB11	47	GND_P	72	A0
23	HACK/HACK, HRRQ/HRRQ, or PB15	48	GND _{P1}	73	A1
24	HREQ/HREQ, HTRQ/HTRQ, or PB14	49	V_{CCQH}	74	V_{CCA}
25	V _{CCS}	50	AA3/RAS3	75	GND _A

 Table 3-1
 DSP56309 TQFP Signal Identification by Pin Number (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
76	A2	99	A17	122	D16
77	A3	100	D0	123	D17
78	A4	101	D1	124	D18
79	A5	102	D2	125	D19
80	V_{CCA}	103	V_{CCD}	126	V_{CCQL}
81	GND_A	104	GND_D	127	$\mathrm{GND}_{\mathrm{Q}}$
82	A6	105	D3	128	D20
83	A7	106	D4	129	V_{CCD}
84	A8	107	D5	130	GND_D
85	A9	108	D6	131	D21
86	V_{CCA}	109	D7	132	D22
87	GND_A	110	D8	133	D23
88	A10	111	V_{CCD}	134	MODD/IRQD
89	A11	112	GND_D	135	MODC/ IRQC
90	$\mathrm{GND}_{\mathrm{Q}}$	113	D9	136	MODB/IRQB
91	V_{CCQL}	114	D10	137	MODA/IRQA
92	A12	115	D11	138	TRST
93	A13	116	D12	139	TDO
94	A14	117	D13	140	TDI
95	V_{CCQH}	118	D14	141	TCK
96	GND_A	119	V_{CCD}	142	TMS
97	A15	120	GND_D	143	SC12 or PD2
98	A16	121	D15	144	SC11 or PD1

Note: Signal names are based on configured functionality. Most pins supply a single signal. Some pins provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted, but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some pins have two or more configurable functions; names assigned to these pins indicate the function for a specific configuration. For example, pin 34 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin.

 Table 3-2
 DSP56309 TQFP Signal Identification by Name

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	72	$\overline{\mathrm{BG}}$	71	D7	109
A1	73	\overline{BR}	63	D8	110
A10	88	CAS	52	D9	113
A11	89	CLKOUT	59	DE	5
A12	92	D0	100	EXTAL	55
A13	93	D1	101	$\mathrm{GND}_{\mathrm{A}}$	75
A14	94	D10	114	$\mathrm{GND}_{\mathrm{A}}$	81
A15	97	D11	115	$\mathrm{GND}_{\mathrm{A}}$	87
A16	98	D12	116	GND_A	96
A17	99	D13	117	GND_C	58
A2	76	D14	118	GND_C	66
A3	77	D15	121	$\mathrm{GND}_{\mathrm{D}}$	104
A4	78	D16	122	$\mathrm{GND}_{\mathrm{D}}$	112
A5	79	D17	123	$\mathrm{GND}_{\mathrm{D}}$	120
A6	82	D18	124	$\mathrm{GND}_{\mathrm{D}}$	130
A7	83	D19	125	GND_H	39
A8	84	D2	102	$\mathrm{GND}_{\mathrm{P}}$	47
A9	85	D20	128	GND _{P1}	48
AA0	70	D21	131	$\mathrm{GND}_{\mathrm{Q}}$	19
AA1	69	D22	132	$\mathrm{GND}_{\mathrm{Q}}$	54
AA2	51	D23	133	$\mathrm{GND}_{\mathrm{Q}}$	90
AA3	50	D3	105	$\mathrm{GND}_{\mathrm{Q}}$	127
BB	64	D4	106	$\mathrm{GND}_{\mathrm{S}}$	9
BCLK	60	D5	107	$\mathrm{GND}_{\mathrm{S}}$	26
BCLK	61	D6	108	Н0	43

 Table 3-2
 DSP56309 TQFP Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
H1	42	HRD/HRD	22	PB4	37
H2	41	HREQ/HREQ	24	PB5	36
Н3	40	HRRQ/HRRQ	23	PB6	35
H4	37	HRW	22	PB7	34
H5	36	HTRQ/HTRQ	24	PB8	33
H6	35	HWR/HWR	21	PB9	32
H7	34	ĪRQĀ	137	PC0	12
HA0	33	ĪRQB	136	PC1	4
HA1	32	ĪRQC	135	PC2	3
HA10	30	ĪRQD	134	PC3	17
HA2	31	MODA	137	PC4	7
HA8	32	MODB	136	PC5	10
HA9	31	MODC	135	PCAP	46
HACK/HACK	23	MODD	134	PD0	11
HAD0	43	NMI	6	PD1	144
HAD1	42	PB0	43	PD2	143
HAD2	41	PB1	42	PD3	16
HAD3	40	PB10	31	PD4	1
HAD4	37	PB11	22	PD5	2
HAD5	36	PB12	21	PE0	13
HAD6	35	PB13	30	PE1	14
HAD7	34	PB14	24	PE2	15
HAS	33	PB15	23	PINIT	6
HCS/HCS	30	PB2	41	RAS0	70
HDS/HDS	21	PB3	40	RAS1	69

Pin-out and Package Information

 Table 3-2
 DSP56309 TQFP Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
RAS2	51	STD1	2	V _{CCD}	111
RAS3	50	TA	62	V _{CCD}	119
RD	68	TCK	141	V _{CCD}	129
RESET	44	TDI	140	V _{CCH}	38
RXD	13	TDO	139	V _{CCP}	45
SC00	12	TIO0	29	V_{CCQH}	20
SC01	4	TIO1	28	V _{CCQH}	49
SC02	3	TIO2	27	V _{CCQH}	95
SC10	11	TMS	142	V_{CCQL}	18
SC11	144	TRST	138	V_{CCQL}	56
SC12	143	TXD	14	V _{CCQL}	91
SCK0	17	V _{CCA}	74	V_{CCQL}	126
SCK1	16	V _{CCA}	80	V _{CCS}	8
SCLK	15	V _{CCA}	86	V _{CCS}	25
SRD0	7	V _{CCC}	57	WR	67
SRD1	1	V _{CCC}	65	XTAL	53
STD0	10	V_{CCD}	103		•

TQFP Package Mechanical Drawing




Figure 3-3 DSP56309 Mechanical Information, 144-pin TQFP Package

PBGA Package Description

Top and bottom views of the PBGA package are shown in **Figure 3-4** and **Figure 3-5** with their pin-outs.




Figure 3-4 DSP56309 Plastic Ball Grid Array (PBGA), Top View




Figure 3-5 DSP56309 Plastic Ball Grid Array (PBGA), Bottom View

 $\textbf{Table 3-3} \quad \text{DSP56309 PBGA Signal Identification by Pin Number}$

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
A1	Not Connected (NC), reserved	B12	D8	D9	GND
A2	SC11 or PD1	B13	D5	D10	GND
A3	TMS	B14	NC	D11	GND
A4	TDO	C1	SC02 or PC2	D12	D1
A5	MODB/IRQB	C2	STD1 or PD5	D13	D2
A6	D23	C3	TCK	D14	V_{CCD}
A7	V_{CCD}	C4	MODA/IRQA	E1	STD0 or PC5
A8	D19	C5	MODC/IRQC	E2	V _{CCS}
A9	D16	C6	D22	E3	SRD0 or PC4
A10	D14	C7	V_{CCQL}	E4	GND
A11	D11	C8	D18	E5	GND
A12	D9	С9	V_{CCD}	E6	GND
A13	D7	C10	D12	E7	GND
A14	NC	C11	V_{CCD}	E8	GND
B1	SRD1 or PD4	C12	D6	E9	GND
B2	SC12 or PD2	C13	D3	E10	GND
ВЗ	TDI	C14	D4	E11	GND
B4	TRST	D1	PINIT/NMI	E12	A17
B5	MODD/IRQD	D2	SC01 or PC1	E13	A16
В6	D21	D3	DE	E14	D0
В7	D20	D4	GND	F1	RXD or PE0
B8	D17	D5	GND	F2	SC10 or PD0
В9	D15	D6	GND	F3	SC00 or PC0
B10	D13	D7	GND	F4	GND
B11	D10	D8	GND	F5	GND

 Table 3-3
 DSP56309 PBGA Signal Identification by Pin Number (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
F6	GND	Н3	SCK0 or PC3	J14	A9
F7	GND	H4	GND	K1	V _{CCS}
F8	GND	H5	GND	K2	HREQ/HREQ, HTRQ/HTRQ, or PB14
F9	GND	H6	GND	K3	TIO2
F10	GND	H7	GND	K4	GND
F11	GND	Н8	GND	K5	GND
F12	V_{CCQH}	Н9	GND	K6	GND
F13	A14	H10	GND	K7	GND
F14	A15	H11	GND	K8	GND
G1	SCK1 or PD3	H12	V_{CCA}	K9	GND
G2	SCLK or PE2	H13	A10	K10	GND
G3	TXD or PE1	H14	A11	K11	GND
G4	GND	J1	HACK/HACK, HRRQ/HRRQ, or PB15	K12	V _{CCA}
G5	GND	J2	HRW, HRD/HRD, or PB11	K13	A5
G6	GND	J3	HDS/HDS, HWR/HWR, or PB12	K14	A6
G7	GND	J4	GND	L1	HCS/HCS, HA10, or PB13
G8	GND	J5	GND	L2	TIO1
G9	GND	J6	GND	L3	TIO0
G10	GND	J7	GND	L4	GND
G11	GND	J8	GND	L5	GND
G12	A13	J9	GND	L6	GND
G13	V_{CCQL}	J10	GND	L7	GND
G14	A12	J11	GND	L8	GND
H1	V_{CCQH}	J12	A8	L9	GND
H2	V_{CCQL}	J13	A7	L10	GND

 Table 3-3
 DSP56309 PBGA Signal Identification by Pin Number (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
L11	GND	M13	A1	P1	NC
L12	V_{CCA}	M14	A2	P2	H5, HAD5, or PB5
L13	A3	N1	H6, HAD6, or PB6	P3	H3, HAD3, or PB3
L14	A4	N2	H7, HAD7, or PB7	P4	H1, HAD1, or PB1
M1	HA1, HA8, or PB9	N3	H4, HAD4, or PB4	P5	PCAP
M2	HA2, HA9, or PB10	N4	H2, HAD2, or PB2	P6	GND _{P1}
M3	HA0, HAS/HAS, or PB8	N5	RESET	P7	AA2/RAS2
M4	V_{CCH}	N6	GND_P	P8	XTAL
M5	H0, HAD0, or PB0	N7	AA3/RAS3	P9	V_{CCC}
M6	V_{CCP}	N8	CAS	P10	TA
M7	V_{CCQH}	N9	V_{CCQL}	P11	BB
M8	EXTAL	N10	BCLK	P12	AA1/RAS1
M9	CLKOUT	N11	BR	P13	BG
M10	BCLK	N12	V _{CCC}	P14	NC
M11	WR	N13	AA0/RAS0		
M12	RD	N14	A0		

Note: Signal names are based on configured functionality. Most connections supply a single signal. Some connections provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted, but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some connections have two or more configurable functions; names assigned to these connections indicate the function for a specific configuration. For example, connection N2 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin. Unlike the TQFP package, most of the GND pins are connected internally in the center of the connection array and act as heat sink for the chip. Therefore, except for GND_P and GND_{P1} that support the PLL, other GND signals do not support individual subsystems in the chip.

 Table 3-4
 DSP56309 PBGA Signal Identification by Name

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	N14	BG	P13	D7	A13
A1	M13	BR	N11	D8	B12
A10	H13	CAS	N8	D9	A12
A11	H14	CLKOUT	M9	DE	D3
A12	G14	D0	E14	EXTAL	M8
A13	G12	D1	D12	GND	D4
A14	F13	D10	B11	GND	D5
A15	F14	D11	A11	GND	D6
A16	E13	D12	C10	GND	D7
A17	E12	D13	B10	GND	D8
A2	M14	D14	A10	GND	D9
A3	L13	D15	В9	GND	D10
A4	L14	D16	A9	GND	D11
A5	K13	D17	В8	GND	E4
A6	K14	D18	C8	GND	E5
A7	J13	D19	A8	GND	E6
A8	J12	D2	D13	GND	E7
A9	J14	D20	В7	GND	E8
AA0	N13	D21	В6	GND	E9
AA1	P12	D22	C6	GND	E10
AA2	P7	D23	A6	GND	E11
AA3	N7	D3	C13	GND	F4
BB	P11	D4	C14	GND	F5
BCLK	M10	D5	B13	GND	F6
BCLK	N10	D6	C12	GND	F7

 Table 3-4
 DSP56309 PBGA Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
GND	F8	GND	J9	H4	N3
GND	F9	GND	J10	H5	P2
GND	F10	GND	J11	H6	N1
GND	F11	GND	K4	H7	N2
GND	G4	GND	K5	HA0	M3
GND	G5	GND	K6	HA1	M1
GND	G6	GND	K7	HA10	L1
GND	G7	GND	K8	HA2	M2
GND	G8	GND	K9	HA8	M1
GND	G9	GND	K10	HA9	M2
GND	G10	GND	K11	HACK/HACK	J1
GND	G11	GND	L4	HAD0	M5
GND	H4	GND	L5	HAD1	P4
GND	H5	GND	L6	HAD2	N4
GND	H6	GND	L7	HAD3	P3
GND	H7	GND	L8	HAD4	N3
GND	Н8	GND	L9	HAD5	P2
GND	H9	GND	L10	HAD6	N1
GND	H10	GND	L11	HAD7	N2
GND	H11	$\mathrm{GND}_{\mathrm{P}}$	N6	HAS/HAS	M3
GND	J4	GND _{P1}	P6	HCS/HCS	L1
GND	J5	H0	M5	HDS/HDS	J3
GND	J6	H1	P4	HRD/HRD	J2
GND	J7	H2	N4	HREQ/HREQ	K2
GND	J8	Н3	Р3	HRRQ/HRRQ	J1

 Table 3-4
 DSP56309 PBGA Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
HRW	J2	PB2	N4	RAS0	N13
HTRQ/HTRQ	K2	PB3	Р3	RAS1	P12
HWR/HWR	J3	PB4	N3	RAS2	P7
ĪRQĀ	C4	PB5	P2	RAS3	N7
ĪRQB	A5	PB6	N1	RD	M12
ĪRQC	C5	PB7	N2	RESET	N5
ĪRQD	B5	PB8	М3	RXD	F1
MODA	C4	PB9	M1	SC00	F3
MODB	A5	PC0	F3	SC01	D2
MODC	C5	PC1	D2	SC02	C1
MODD	В5	PC2	C1	SC10	F2
NC	A1	PC3	Н3	SC11	A2
NC	A14	PC4	E3	SC12	B2
NC	B14	PC5	E1	SCK0	Н3
NC	P1	PCAP	P5	SCK1	G1
NC	P14	PD0	F2	SCLK	G2
NMI	D1	PD1	A2	SRD0	E3
PB0	M5	PD2	B2	SRD1	B1
PB1	P4	PD3	G1	STD0	E1
PB10	M2	PD4	B1	STD1	C2
PB11	J2	PD5	C2	TA	P10
PB12	Ј3	PE0	F1	TCK	C3
PB13	L1	PE1	G3	TDI	В3
PB14	K2	PE2	G2	TDO	A4
PB15	J1	PINIT	D1	TIO0	L3

Pin-out and Package Information

 Table 3-4
 DSP56309 PBGA Signal Identification by Name (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
TIO1	L2	V _{CCC}	P9	V _{CCQH}	M7
TIO2	К3	V _{CCD}	A7	V _{CCQL}	C7
TMS	A3	V _{CCD}	C9	V_{CCQL}	G13
TRST	B4	V _{CCD}	C11	V _{CCQL}	H2
TXD	G3	V _{CCD}	D14	V _{CCQL}	N9
V _{CCA}	H12	V _{CCH}	M4	V _{CCS}	E2
V _{CCA}	K12	V _{CCP}	M6	V _{CCS}	K1
V _{CCA}	L12	V _{CCQH}	F12	WR	M11
V _{CCC}	N12	V _{CCQH}	H1	XTAL	P8

PBGA Package Mechanical Drawing




Figure 3-6 DSP56309 Mechanical Information, 196-pin PBGA Package

ORDERING DRAWINGS

Complete mechanical information regarding DSP56309 packaging is available by facsimile through Motorola's Mfax system. Call the following number to obtain information by facsimile:

(602) 244-6609

The Mfax automated system requests the following information:

- The receiving facsimile telephone number including area code or country code
- The caller's Personal Identification Number (PIN)

Note: For first time callers, the system provides instructions for setting up a PIN, which requires entry of a name and telephone number.

- The type of information requested:
 - Instructions for using the system
 - A literature order form
 - Specific part technical information or data sheets
 - Other information described by the system messages

A total of three documents may be ordered per call.

The DSP56309 144-pin TQFP package mechanical drawing is referenced as 918-03. The reference number for the 196-pin PBGA package is 1128-01.

SECTION 4

DESIGN CONSIDERATIONS

THERMAL DESIGN CONSIDERATIONS

An estimation of the chip junction temperature, T_I, in °C can be obtained from this equation:

Equation 1:
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

 T_A = ambient temperature $^{\circ}C$

 $R_{\theta IA}$ = package junction-to-ambient thermal resistance °C/W

P_D = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

Equation 2:
$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

 $\begin{array}{lll} R_{\theta JA} & = & package\ junction-to-ambient\ thermal\ resistance\ ^{\circ}C/W \\ R_{\theta JC} & = & package\ junction-to-case\ thermal\ resistance\ ^{\circ}C/W \\ & = & package\ case-to-ambient\ thermal\ resistance\ ^{\circ}C/W \\ \end{array}$

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

Thermal Design Considerations

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages:

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation $(T_I T_T)/P_D$.

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, thermal characterization parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

ELECTRICAL DESIGN CONSIDERATIONS

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP and from the board ground to each GND pin.
- Use at least six 0.01– $0.1 \,\mu F$ bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 in per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 6 inches are recommended.
- Consider all device loads and parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except for the three pins with internal pull-up resistors (TRST, TMS, DE).
- Take special care to minimize noise levels on V_{CCP}, GND_P, and GND_{P1} pins.
- The following pins must be asserted after power-up: RESET and TRST.
- If multiple DSP56309 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- RESET must be asserted when the chip is powered up. A stable EXTAL signal should be supplied before deassertion of RESET.

POWER CONSUMPTION CONSIDERATIONS

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by this equation:

Equation 3: $I = C \times V \times f$

Where: C = node/pin capacitance

V = voltage swing

f = frequency of node/pin toggle

Example 1 Current Consumption

For a port A address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is given by this equation:

Equation 4:
$$I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \text{ mA}$$

The maximum internal current (I_{CCI} max) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The typical internal current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption, do the following:

- Set the EBD bit when not accessing external memory.
- Minimize external memory accesses, and use internal memory accesses.
- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.
- Disable unused pin activity (e.g., CLKOUT, XTAL).

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A** of the **DSP56309 User's Manual**. Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value:

Equation 5: $I/MIPS = I/MHz = (I_{typF2} - I_{typF1})/(F2 - F1)$

where: $I_{typF2} = current \text{ at } F2$ $I_{typF1} = current \text{ at } F1$

I_{typF1} = current at F1
 F2 = high frequency (any specified operating frequency)

F1 = low frequency (any specified operating frequency less than F2)

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and

F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for

an application.

PLL PERFORMANCE ISSUES

The following explanations should be considered as general observations on expected PLL behavior. There is no testing that verifies these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature, and voltage ranges. As defined in **Figure 2-2** on page 2-7, for input frequencies greater than 15 MHz and the MF \leq 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.

Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF \leq 4, this jitter is less than \pm 0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than \pm 2 ns.

Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5%. For mid-range MF (10 < MF < 500) this jitter is between 0.5% and approximately 2%. For large MF (MF > 500), the frequency jitter is 2–3%.

Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5%. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time), then the allowed jitter can be 2%. The phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed values.

SECTION 5

ORDERING INFORMATION

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and to place an order.

Table 5-1 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSP56309	3.3 V	3.3 V Thin quad flat pack (TQFP)	144	80	XC56309PV80
				100	XC56309PV100
		Plastic ball grid array	196	80	XC56309GC80
		(PBGA)		100	XC56309GC100

INDEX

Symbols	documentation list v Double Data Strobe 1-2
. iv	DRAM
A	out of page
	read access 2-44
AC electrical characteristics 2-4	Wait states selection guide 2-33
address bus 1-1	write access 2-45
Address Trace mode iii	out of page and refresh timings
address, electronic mail ii	11 Wait states 2-38
ALU iii applications v	15 Wait states 2-41
arbitration bus timings 2-51	4 Wait states 2-33
Arithmetic Logic Unit iii	8 Wait states 2-36
	Page mode
В	read accesses 2-32
bootstrap ROM iv	Wait states selection guide 2-22
boundary scan (JTAG) timing diagram 2-74	write accesses 2-31
bus	Page mode timings
address 1-2	1 Wait state 2-23
data 1-2	2 Wait states 2-24
multiplexed 1-2	3 Wait states 2-26
non-multiplexed 1-2	
bus acquisition timings 2-52	4 Wait states 2-28 refresh access 2-46
bus control 1-1	DRAM controller iv
bus release timings 2-53, 2-54	DS 1-2
C	DSP56300
i. i 1 1	core features iii
clock 1-1 external 2-5	Family Manual v
operation 2-7	DSP56302
clocks	User's Manual v
internal 2-5	DSP56302A
contents ii	block diagram 1
crystal oscillator circuits 2-6	description 1
	features iii
D	specifications 2-1 Technical Data v
Data Arithmetic Logic Unit iii	Technical Data v
data bus 1-1	E
data memory expansion iv	alcotrical design considerations 1.2
DC electrical characteristics 2-3	electrical design considerations 4-3 Enhanced Synchronous Serial Interface 1-1
Debug support iii	Enhanced Synchronous Serial Interfaces iv
description, general 1	ESSI iv, 1-1, 1-2
design considerations	receiver timing 2-69
electrical 4-3	timings 2-65
PLL 4-5, 4-6	transmitter timing 2-68
power consumption 4-4 thermal 4-1	External 2-18
Direct Memory Access iii	external bus synchronous timings (SRAM access) $2-47$
DMA iii document conventions ii	external clock operation 2-5

external interrupt timing (negative edge-triggered) 2-15	K
external level-sensitive fast interrupt timing 2-15	keeper, weak 1-3
external memory access (DMA Source) timing 2-17	M
External Memory Interface (Port A) 2-18	maximum ratings 2-1, 2-2
F	memory expansion port iv Mode select timing 2-9
functional groups 1-2 functional signal groups 1-1	multiplexed bus 1-2 multiplexed bus timings
G	read 2-60 write 2-61
general description 1	N
General Purpose Input/Output iv	non multiplayed bus 1.2
GPIO iv, 1-2	non-multiplexed bus 1-2 non-multiplexed bus timings
Timers 1-2 GPIO timing 2-72	read 2-58
ground 1-1	write 2-59
H	0
	CC 1
helpline electronic mail (email) address ii	off-chip memory iv OnCE
HI08 iv, 1-1, 1-2	Debug request 2-75
Host Interace 1-1	module timing 2-75
Host Interface iv, 1-2 Host Interface timing 2-55	OnCE module iii
Host Request	OnCE/JTAG 1-2
Double 1-2	OnCE/JTAG port 1-1
Single 1-2	on-chip DRAM controller iv
HR 1-2	On-Chip Emulation module iii
	on-chip memory iii
1	operating mode select timing 2-16
information sources V	ordering information 5-1
instruction cache iii	Р
internal clocks 2-5	
internet address ii	package
interrupt and mode control 1-1	144-pin TQFP 3-1
interrupt timing 2-9	196-pin PBGA 3-1 PBGA description 3-10, 3-11, 3-12, 3-15, 3-
external level-sensitive fast 2-15	19
external negative edge-triggered 2-15	TQFP description 3-2, 3-3, 3-4, 3-6, 3-9
synchronous from Wait state 2-16	PBGA 3-1
J	ball grid drawing (bottom) 3-11
TELA CI !!!	ball grid drawing (top) 3-10
JTAG iii	ball list by name 3-15
JTAG reset timing diagram 2-75	ball list by number 3-12
JTAG timing 2-73	mechanical drawing 3-19
	PCU iii
	Phase-Locked Loop iii, 2-9

PLL iii, 1-1, 2-9	synchronous Reset timing 2-14
Characteristics 2-9	T
performance issues 4-5	Т
PLL design considerations 4-5, 4-6	table of contents ii
PLL performance issues 4-6	TAP iii
Port A 1-1, 2-18	target applications v
Port B 1-1, 1-2	technical assistance ii
Port C 1-1, 1-2	Test Access Port iii
Port D 1-1, 1-2	Test Access Port timing diagram 2-74
Port E 1-1	Test Clock (TCLK) input timing diagram 2-73
power 1-1	thermal characteristics 2-2
power consumption design considerations 4-4	thermal design considerations 4-1
power management v	Timer
Program Control Unit iii	event input restrictions 2-70
program memory expansion iv	interrupt generation 2-71
program RAM iv	timing 2-70
 B	Timers 1-1, 1-2
R	TQFP 3-1
recovery from Stop state using TRQA 2-16, 2-17	mechanical drawing 3-9
Reset timing 2-9, 2-14	pin list by name 3-6
synchronous 2-14	pin list by number 3-4
ROM, bootstrap iv	pin-out drawing (bottom) 3-3
•	pin-out drawing (top) 3-2
S	
sci in 1.2	W
SCI iv, 1-2	Weit made v
Asynchronous mode timing 2-64	Wait mode V
Synchronous mode timing 2-64	weak keeper 1-3
Synchronous mode timing 2-64 timing 2-62	
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv	weak keeper 1-3
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1	weak keeper 1-3 World Wide Web v
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1	weak keeper 1-3 World Wide Web v
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2	weak keeper 1-3 World Wide Web v
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state recovery from 2-16, 2-17	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state recovery from 2-16, 2-17 Stop timing 2-9	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state recovery from 2-16, 2-17 Stop timing 2-9 supply voltage 2-2	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state recovery from 2-16, 2-17 Stop timing 2-9 supply voltage 2-2 Switch mode iv	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state recovery from 2-16, 2-17 Stop timing 2-9 supply voltage 2-2 Switch mode iv synchronous bus timings	weak keeper 1-3 World Wide Web v X X data RAM iv
Synchronous mode timing 2-64 timing 2-62 Serial Communications Interface iv Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM 2-49 Access 2-47 read access 2-21 read and write accesses 2-18 support iv write access 2-21 Stop mode v Stop state recovery from 2-16, 2-17 Stop timing 2-9 supply voltage 2-2 Switch mode iv	weak keeper 1-3 World Wide Web v X X data RAM iv

Mfax and OnCE are trademarks of Motorola, Inc.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🔼 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/ Affirmative Action Employer.

How to reach us:

USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 1 (800) 441-2447 1 (303) 675-2140

Mfax™:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609 USA and Canada ONLY: 1 (800) 774-1848

Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298

Technical Resource Center:

1 (800) 521-6274

DSP Helpline

dsphelp@dsp.sps.mot.com

Japan:

Nippon Motorola Ltd. SPD, Strategic Planning Office, 141 4-32-1, Nishi- Gotanda Shinagawa-ku, Tokyo, Japan 81-3-5487-8488

Internet:

http://www.motorola-dsp.com

