

Preliminary Information

X51638/X51658

Microprocessor Supervisor with 16Kb SPI EEPROM

FEATURES

- Extended Power-On Reset (800ms Nominal)
- Selectable Watchdog Timer
- Low Vcc Detection and Reset Assertion
 - -Five Standard Reset Threshold Voltages
 - Re-program Low Vcc Reset Threshold Voltage using special programming sequence
 - —Reset Signal Valid to Vcc=1V
- Determine Watchdog or Low Voltage Reset with a Volatile Flag bit
- Long Battery Life With Low Power Consumption
 - —<50μA Max Standby Current, Watchdog On
 - —<1µA Max Standby Current, Watchdog Off
 - —<400µA Max Active Current during Read
- 16Kbits of EEPROM
- Built-in Inadvertent Write Protection
 - -Power-Up/Power-Down Protection Circuitry
 - —Protect 0, 1/4, 1/2 or all of EEPROM Array with Block Lock™ Protection
 - —In Circuit Programmable ROM Mode
- 2MHz SPI Interface Modes (0.0 & 1.1)
- Minimize EEPROM Programming Time
 - -32 Byte Page Write Mode
 - —Self-Timed Write Cycle
 - -5ms Write Cycle Time (Typical)
- 1.8V to 3.6V, 2.7V to 5.5V and 4.5V to 5.5V Power Supply Operation
- Available Packages
 - —14-Lead TSSOP, 8-Lead SOIC

DESCRIPTION


These devices combine four popular functions, Power-on Reset Control, Watchdog Timer, Supply Voltage Supervision, and Block Lock™ Protect Serial EEPROM in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

Applying power to the device activates a power on reset circuit which holds RESET/RESET active for a period of time. This allows the power supply and oscillator to stabilize before the processor can execute code. These devices allow 800ms before releasing the controller.

The Watchdog Timer provides an independent protection mechanism for microcontrollers. When the microcontroller fails to restart a timer within a selectable timeout interval, the device activates the RESET/RESET signal. The user selects the interval from three preset values. Once selected, the interval does not change, even after cycling the power.

The X51638 low Vcc detection circuitry protects the user's system from low voltage conditions, resetting the <u>system</u> when Vcc falls below the minimum Vcc trip point. RESET/RESET is asserted until Vcc returns to proper operating level and stabilizes. Five industry standard V_{TRIP} thresholds are available, however, Xicor's unique circuits allow the thresold to be reprogrammed to meet custom requirements or to fine-tune the threshold for applications requiring higher precision.


BLOCK DIAGRAM



PIN DESCRIPTION

PIN (SOIC/PDIP)	PIN TSSOP	Name	Function	
1	1	CS/WDI	Chip Select Input. CS HIGH, deselects the device and the SO output pin is at a high impedance state. Unless a nonvolatile write cycle is underway, the device will be in the standby power mode. CS LOW enables the device, placing it in the active power mode. Prior to the start of any operation after power up, a HIGH to LOW transition on CS is required Watchdog Input. A HIGH to LOW transition on the WDI pin restarts the Watchdog timer. The absence of a HIGH to LOW transition within the watchdog time-out period results in RESET/RESET going active.	
2	2	so	Serial Output. SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The falling edge of the serial clock (SCK) clocks the data out.	
5	8	SI	Serial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this pin. The rising edge of the serial clock (SCK) latches the input data. Send all opcodes (Table 1), addresses and data MSB first.	
6	9	SCK	Serial Clock. The Serial Clock controls the serial bus timing for data input and output. The rising edge of SCK latches in the opcode, address, or data bits present on the SI pin. The falling edge of SCK changes the data output on the SO pin.	
3	6	WP	Write Protect. The WP pin works in conjunction with a nonvolatile WPEN bit to "lock" the setting of the Watchdog Timer control and the memory write protect bits.	
4	7	V _{SS}	Ground	
8	14	V _{CC}	Supply Voltage	
7	13	RESET/ RESET	Reset Output. RESET/RESET is an active LOW/HIGH, open drain output which goes active whenever Vcc falls below the minimum Vcc sense level. It will remain active until Vcc rises above the minimum Vcc sense level for 200ms. RESET/RESET goes active if the Watchdog Timer is enabled and CS remains either HIGH or LOW longer than the selectable Watchdog time-out period. A falling edge of CS will reset the Watchdog Timer. RESET/RESET goes active on power up at 1V and remains active for 200ms after the power supply stabilizes.	
	3-5,10-12	NC	No internal connections	

PIN CONFIGURATION



PRINCIPLES OF OPERATION

POWER ON RESET

Application of power to the X51638/X51658 activates a Power On Reset Circuit. This circuit goes active at 1V and pulls the RESET/RESET pin active. This signal prevents the system microprocessor from starting to operate with insufficient voltage or prior to stabilization of the oscillator. When Vcc exceeds the device V_{TRIP} value for 200ms (nominal) the circuit releases RESET/RESET, allowing the processor to begin executing code.

LOW VOLTAGE MONITORING

During operation, the X51638/X51658 monitors the V_{CC} level and asserts RESET/RESET if supply voltage falls below a preset minimum V_{TRIP} . The RESET/RESET signal prevents the microprocessor from operating in a power fail or brownout condition. The RESET/RESET signal remains active until the voltage drops below 1V. It also remains active until Vcc returns and exceeds V_{TRIP} for 400ms.

WATCHDOG TIMER

The Watchdog Timer circuit monitors the microprocessor activity by monitoring the WDI input. The micorprocessor must toggle the CS/WDI pin periodically to prevent a RESET/RESET signal. The CS/WDI pin must be toggled from HIGH to LOW prior to the expiration of the watchdog time-out period. The state of two nonvolatile control bits in the Status Register determine the watchdog timer period. The microprocessor can change these watchdog bits, or they may be "locked" by tying the WP pin LOW and setting the WPEN bit HIGH.

VCC THRESHOLD RESET PROCEDURE


The X51638/X51658 has a standard Vcc threshold (V_{TRIP}) voltage. This value will not change over normal operating and storage conditions. However, in applications where the standard V_{TRIP} is not exactly right, or for higher precision in the V_{TRIP} value, the X51638/X51658 threshold may be adjusted.

Setting the V_{TRIP} Voltage

This procedure sets the V_{TRIP} to a higher voltage value. For example, if the current V_{TRIP} is 4.4V and the new V_{TRIP} is 4.6V, this procedure directly makes the change. If the new setting is lower than the current setting, then it is necessary to reset the trip point before setting the new value.

To set the new V_{TRIP} voltage, apply the desired V_{TRIP} threshold to the VCC pin and tie the CS/WDI pin and the WP pin HIGH. RESET and SO pins are left unconnected. Then apply the programming voltage Vp to both SCK and SI and pulse CS/WDI LOW then HIGH. Remove Vp and the sequence is complete.

Figure 1. Set V_{TRIP} Voltage




Resetting the V_{TRIP} Voltage

This procedure sets the V_{TRIP} to a "native" voltage level. For example, if the current V_{TRIP} is 4.4V and the V_{TRIP} is reset, the new V_{TRIP} is something less than 1.7V. This procedure must be used to set the voltage to a lower value.

To reset the V_{TRIP} voltage, apply a voltage between 2.7 and 5.5V to the Vcc pin. Tie the CS/WDI pin, the WP pin, AND THE SCK pin HIGH. RESET and SO pins are left unconnected. Then apply the programming voltage Vp to the SI pin ONLY and pulse CS/WDI LOW then HIGH. Remove Vp and the sequence is complete.

Figure 2. Reset V_{TRIP} Voltage







Figure 3. V_{TRIP} Programming Sequence Flow Chart





SPI SERIAL MEMORY

The memory portion of the device is a CMOS Serial EEPROM array with Xicor's Block LockTM Protection. The array is internally organized as x 8. The device features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus.

The device utilizes Xicor's proprietary Direct Write[™] cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.

The device is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families. It contains an 8-bit instruction register that is accessed via the SI input, with data being clocked in on the rising edge of SCK. CS must be LOW during the entire operation.

All instructions (Table 1), addresses and data are transferred MSB first. Data input on the SI line is latched on the first rising edge of SCK after CS goes LOW. Data is output on the SO line by the falling edge of SCK. SCK is static, allowing the user to stop the clock and then start it again to resume operations where left off.

Write Enable Latch

The device contains a Write Enable Latch. This latch must be SET before a Write Operation is initiated. The WREN instruction will set the latch and the WRDI instruction will reset the latch (Figure 3). This latch is automatically reset upon a power-up condition and after the completion of a valid Write Cycle.

Status Register

The RDSR instruction provides access to the Status Register. The Status Register may be read at any time, even during a Write Cycle. The Status Register is formatted as follows:

7	6	5	4	3	2	1	0
WPEN	FLB	WD1	WD0	BL1	BL0	WEL	WIP

The Write-In-Progress (WIP) bit is a volatile, read only bit and indicates whether the device is busy with an internal nonvolatile write operation. The WIP bit is read using the RDSR instruction. When set to a "1", a nonvolatile write operation is in progress. When set to a "0", no write is in progress.

Table 1. Instruction Set

Instruction Name	Instruction Format*	Operation	
WREN	0000 0110	Set the Write Enable Latch (Enable Write Operations)	
SFLB	0000 0000	Set Flag Bit	
WRDI/RFLB	0000 0100	Reset the Write Enable Latch/Reset Flag Bit	
RSDR	0000 0101	Read Status Register	
WRSR	0000 0001	Write Status Register(Watchdog,BlockLock,WPEN & Flag Bits)	
READ	0000 0011	Read Data from Memory Array Beginning at Selected Address	
WRITE	0000 0010	Write Data to Memory Array Beginning at Selected Address	

^{*}Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.

Table 2. Block Protect Matrix

WREN CMD	STATUS REGISTER	DEVICE PIN	BLOCK	BLOCK	STATUS REGISTER
WEL	WPEN	WP#	PROTECTED BLOCK	UNPROTECTED BLOCK	WPEN, BL0, BL1 WD0, WD1
0	Х	Х	Protected	Protected	Protected
1	1	0	Protected	Writable	Protected
1	0	Х	Protected	Writable	Writable
1	X	1	Protected	Writable	Writable

The Write Enable Latch (WEL) bit indicates the Status of the Write Enable Latch. When WEL=1, the latch is set HIGH and when WEL=0 the latch is reset LOW. The WEL bit is a volatile, read only bit. It can be set by the WREN instruction and can be reset by the WRDS instruction.

The Block Lock bits, BL0 and BL1, set the level of Block LockTM Protection. These nonvolatile bits are programmed using the WRSR instruction and allow the user to protect one quarter, one half, all or none of the EEPROM array. Any portion of the array that is Block Lock Protected can be read but not written. It will remain protected until the BL bits are altered to disable Block Lock Protection of that portion of memory.

Status Register Bits		Array Addresses Protected	
BL1 BL0		X516x	
0	0	None	
0	1	\$0600-\$07FF	
1	0	\$0400-\$07FF	
1	1	\$0000-\$07FF	

The Watchdog Timer bits, WD0 and WD1, select the Watchdog Time-out Period. These nonvolatile bits are programmed with the WRSR instruction.

Status Re	gister Bits	Watchdog Time-out	
WD1	WD0	(Typical)	
0	0	1.4 Seconds	
0	1	600 Milliseconds	
1	0	400 Milliseconds	
1	1	Disabled	

The FLAG bit shows the status of a volatile latch that can be set and reset by the system using the SFLB and RFLB instructions. The Flag bit is automatically reset upon power up. This flag can be used by the system to determine whether a reset occurs as a result of a watchdog time-out or power failure.


The nonvolatile WPEN bit is programmed using the <u>WRSR</u> instruction. This bit works in conjunction with the WP pin to provi<u>de</u> an In-Circuit Programmable ROM function (Table 2). WP is LOW and WPEN bit programmed HIGH disables all Status Register Write Operations.

In Circuit Programmable ROM Mode

This mechanism protects the Block Lock and Watchdog bits from inadvertant corruption.

In the locked state (Programmable ROM Mode) the WP pin is LOW and the nonvolatile bit WPEN is "1". This mode disables nonvolatile writes to the device's Status Register.





Setting the WP pin LOW while WPEN is a "1" while an internal write cycle to the Status Register is in progress will not stop this write operation, but the operation disables subsequent write attempts to the Status Register.

When WP is HIGH, all functions, including nonvolatile writes to the Status Register operate normally.

Setting the WPEN bit in the Status Register to "0" blocks the WP pin function, allowing writes to the Status Register when WP is HIGH or LOW. Setting the WPEN bit to "1" while the WP pin is LOW activates the Programmable ROM mode, thus requiring a change in the WP pin prior to subsequent Status Register changes. This allows manufacturing to install the device in a system with WP pin grounded and still be able to program the Status Register. Manufacturing can then load Configuration data, manufacturing time and other parameters into the EEPROM, then set the portion of memory to be protected by setting the Block Lock bits, and finally set the "OTP mode" by setting the WPEN bit. Data changes now require a hardware change.

Read Sequence

When reading from the EEPROM memory array, CS is first pulled low to select the device. The 8-bit READ instruction is transmitted to the device, followed by the 16-bit address. After the READ opcode and address are sent, the data stored in the memory at the selected address is shifted out on the SO line. The data stored in memory at the next address can be read sequentially by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to address \$0000 allowing the read cycle to be continued indefinitely. The read operation is terminated by taking CS high. Refer to the Read EEPROM Array Sequence (Figure 1).

To read the Status Register, the CS line is first pulled low to select the device followed by the 8-bit RDSR instruction. After the RDSR opcode is sent, the contents of the Status Register are shifted out on the SO line. Refer to the Read Status Register Sequence (Figure 2).

Write Sequence

Prior to any attempt to write data into the device, the "Write Enable" Latch (WEL) must <u>first</u> be set by issuing the WREN instruction (Figure 3). CS is first taken LOW, then the WREN instruction is clocked into the device. After all eight bits of the instruction are transmitted, CS

must then be taken HIGH. If the user continues the Write Operation without taking CS HIGH after issuing the WREN instruction, the Write Operation will be ignored.

To write data to the EEPROM memory array, the user then issues the WRITE instruction followed by the 16 bit address and then the data to be written. Any unused address bits are specified to be "0's". The WRITE operation minimally takes 32 clocks. CS must go low and remain low for the duration of the operation. If the address counter reaches the end of a page and the clock continues, the counter will roll back to the first address of the page and overwrite any data that may have been previously written.

For the Page Write Operation (byte or page write) to be completed, CS can only be brought HIGH after bit 0 of the last data byte to be written is clocked in. If it is brought HIGH at any other time, the write operation will not be completed (Figure 4).

To write to the Status Register, the WRSR instruction is followed by the data to be written (Figure 5). Data bits 0 and 1 must be "0".

While the write is in progress following a Status Register or EEPROM Sequence, the Status Register may be read to check the WIP bit. During this time the WIP bit will be high.

OPERATIONAL NOTES

The device powers-up in the following state:

- The device is in the low power standby state.
- A HIGH to LOW transition on CS is required to enter an active state and receive an instruction.
- SO pin is high impedance.
- The Write Enable Latch is reset.
- The Flag Bit is reset.
- · Reset Signal is active for tpuRST.

Data Protection

The following circuitry has been included to prevent inadvertent writes:

- A WREN instruction must be issued to set the Write Enable Latch.
- CS must come HIGH at the proper clock count in order to start a nonvolatile write cycle.

Figure 6. Read Status Register Sequence




Figure 7. Write Enable Latch Sequence




Figure 8. Write Sequence






Figure 9. Status Register Write Sequence



Symbol Table



ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias6	65°C to +135°C
Storage Temperature6	65°C to +150°C
Voltage on any Pin with Respect to V _{SS}	–1.0V to +7V
D.C. Output Current	5mA
Lead Temperature (Soldering, 10 seconds	s)300°C

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Commercial	0°C	70°C
Industrial	–40°C	+85°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Voltage Option	Supply Voltage
-1.8	1.8V-3.6V
–2.7 or -2.7A	2.7V to 5.5V
Blank or -4.5A	4.5V-5.5V

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I _{CC1}	V _{CC} Write Current (Active)			5	mA	SCK = $V_{CC} \times 0.1/V_{CC} \times 0.9$ @ 2MHz, SO = Open
I _{CC2}	V _{CC} Read Current (Active)			0.4	mA	SCK = V _{CC} x 0.1/V _{CC} x 0.9 @ 2MHz, SO = Open
I _{SB1}	V _{CC} Standby Current			1	μA	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}, V_{\text{CC}} = 5.5 \text{V}$
I _{SB2}	V _{CC} Standby Current			50	μA	$\underline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}, V_{\text{CC}} = 5.5 \text{V}$
I _{SB3}	V _{CC} Standby Current			20	μA	$CS = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 3.6V$
ILI	Input Leakage Current		0.1	10	μA	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output Leakage Current		0.1	10	μA	$V_{OUT} = V_{SS}$ to V_{CC}
V _{IL} ⁽¹⁾	Input LOW Voltage	-0.5		V _{CC} x0.3	\ \	
V _{IH} ⁽¹	Input HIGH Voltage	V _{CC} x0.7		V _{CC} +0.5	٧	
V _{OL1}	Output LOW Voltage			0.4	V	V _{CC} > 3.3V, I _{OL} = 2.1mA
V _{OL2}	Output LOW Voltage			0.4	V	$2V < V_{CC} \le 3.3V$, $I_{OL} = 1mA$
V _{OL3}	Output LOW Voltage			0.4	V	$V_{CC} \le 2V$, $I_{OL} = 0.5mA$
V _{OH}	Output HIGH Voltage	V _{CC} -0.8			V	$V_{CC} > 3.3V, I_{OH} = -1.0mA$
V _{OH}	Output HIGH Voltage	V _{CC} -0.4			V	$2V < V_{CC} \le 3.3V$, $I_{OH} = -0.4$ mA
V _{OH}	Output HIGH Voltage	V _{CC} -0.2			V	$V_{CC} \le 2V$, $I_{OH} = -0.25 \text{mA}$
V _{OL}	Reset Output LOW Voltage			0.4	V	I _{OL} = 1mA


CAPACITANCE $T_A = +25$ °C, f = 1MHz, $V_{CC} = 5$ V.

Symb	Test	Max.	Units	Conditions
C _{OUT}	Output Capacitance (SO, RESET, RESET)	8	pF	V _{OUT} = 0V
C _{IN} ⁽²	Input Capacitance (SCK, SI, CS, WP)	6	pF	V _{IN} = 0V

Notes:

- (1) V_{IL} min. and V_{IH} max. are for reference on ly and are not tested. (2) This parameter is periodically sampled and not 100% tested.

EQUIVALENT A.C. LOAD CIRCUIT AT 5V V_{CC}



A.C. TEST CONDITIONS


Input Pulse Levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input Rise and Fall Times	10ns
Input and Output Timing Level	V _{CC} x0.5

A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

Serial Input Timing

		1.8-	1.8-3.6V		2.7-5.5V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
f _{SCK}	Clock Frequency	0	1	0	2	MHz
t _{CYC}	Cycle Time	1000		500	500	
t _{LEAD}	CS Lead Time	500		250		ns
t _{LAG}	CS Lag Time	500		250		ns
t_{WH}	Clock HIGH Time	400		200		ns
t_{WL}	Clock LOW Time	400		200		ns
t _{SU}	Data Setup Time	50		50		ns
t _H	Data Hold Time	50		50		ns
t _{RI} ⁽³⁾	Input Rise Time		100		100	ns
t _{FI} ⁽³⁾	Input Fall Time		100		100	ns
t _{CS}	CS Deselect Time	500		500		ns
t _{WC} ⁽⁴⁾	Write Cycle Time		10		10	ms

Serial Input Timing




Serial Output Timing

		1.8-3.6V		2.7-5.5V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
f _{SCK}	Clock Frequency	0	1	0	2	MHz
t _{DIS}	Output Disable Time		250		250	ns
t _V	Output Valid from Clock Low		400		200	ns
t _{HO}	Output Hold Time	0		0		ns
t _{RO} (3)	Output Rise Time		100		100	ns
t _{FO} ⁽³⁾	Output Fall Time		100		100	ns


Notes: (3) This parameter is periodically sampled and not 100% tested.

(4) t_{WC} is the time from the rising edge of CS after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.

Serial Output Timing



Power-Up and Power-Down Timing




RESET Output Timing

Symbol	Parameter	Min.	Тур.	Max.	Units
	Reset Trip Point Voltage, X51638-4.5A, X51638-4.5A	4.5	4.62	4.75	
	Reset Trip Point Voltage, X51638-4.5, X51658-4.5	4.25	4.38	4.5	
V _{TRIP}	Reset Trip Point Voltage, X51638-2.7A, X51658-2.7A	2.85	2.92	3.0	V
	Reset Trip Point Voltage, X51638-2.7, X51658-2.7	2.55	2.62	2.7	
	Reset Trip Point Voltage, X51638-1.8, X51658-1.8	1.7	1.75	1.8	
V _{TH} ⁽⁵⁾	V _{TRIP} Hysteresis (HIGH to LOW vs. LOW to HIGH V _{TRIP} voltage)		20		mV
t _{PURST}	Power-up Reset Timeout	500	800	1400	ms
t _{RPD} ⁽⁵⁾	V _{CC} Detect to Reset/Output			500	ns
t _F ⁽⁵⁾	V _{CC} Fall Time	100			μS
t _R ⁽⁵⁾	V _{CC} Rise Time	100			μS
V _{RVALID}	Reset Valid V _{CC}	1			V

Notes: (5) This parameter is periodically sampled and not 100% tested.


CS/WDI vs. RESET/RESET Timing



RESET/RESET Output Timing

Symbol	Parameter	Min.	Тур.	Max.	Units
t _{WDO}	Watchdog Timeout Period, WD1 = 1, WD0 = 0 WD1 = 0, WD0 = 1 WD1 = 0, WD0 = 0	200 450 1	400 600 1.4	600 800 2	ms ms sec
t _{CST}	CS Pulse Width to Reset the Watchdog	400			ns
t _{RST}	Reset Timeout	200	400	600	ms

V_{TRIP} Set Conditions



V_{TRIP} Reset Conditions





Table 3. V_{TRIP} Programming Specifications: Vcc=1.7-5.5V; Temperature = 0°C to 70°C

Parameter	Description	Min	Max	Units
t _{VPS}	SCK V _{TRIP} Program Voltage Setup time	1		μs
t _{VPH}	SCK V _{TRIP} Program Voltage Hold time	1		μs
t _P	V _{TRIP} Program Pulse Width	1		μs
t _{TSU}	V _{TRIP} Level Setup time	10		μs
t _{THD}	V _{TRIP} Level Hold (stable) time	10		ms
t _{WC}	V _{TRIP} Write Cycle Time		10	ms
t _{RP}	V _{TRIP} Program Cycle Recovery Period (Between successive programming cycles)	10		ms
t _{VPO}	SCK V _{TRIP} Program Voltage Off time before next cycle	0		ms
Vp	Programming Voltage	15	18	V
V _{TRIP}	V _{TRIP} Programed Voltage	1.7	5.0	V
Vta	V _{TRIP} Programed Voltage accuracy (Vcc applied - V _{TRIP})	-0.3	+0.3	V
Vtr	V _{TRIP} Programed Voltage repeatability (Successive program operations.)	-5	+5	mV

 $V_{\mbox{\scriptsize TRIP}}$ Programming parameters are periodically sampled and are not 100% Tested.


Vcc St	upply Current vs. Temperature (I _{SB})	t _{WDO} vs. Temperature
uA 40	I _{SB2} (5V)	
30		
20	I _{SB3} (3V)	
10		
04	40 90	
t _{RPD} v	s. Temperature	t _{WDO} vs. Voltage
t _{PURS1}	vs. Temperature	V _{TRIP} vs. Temperature


8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

14-LEAD PLASTIC, TSSOP, PACKAGE TYPE V










NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Ordering Information

Vcc Range	V _{TRIP} Range	Package	Operating Temperature Range	PART NUMBER RESET (Active LOW)	PART NUMBER RESET (Active HIGH)
		8 pin PDIP	0°C - 70°C		
	4.5.4.75	8L SOIC	0°C - 70°C	X51638S8-4.5A	
4.5-5.5V			-40°C - 85°C		
		44L T000D	0°C - 70°C		
		14L TSSOP	-40°C - 85°C		
		8 pin PDIP	0°C - 70°C		
		8L SOIC	0°C - 70°C	X51638S8-4.5	
4.5-5.5V	4.25.4.5		-40°C - 85°C		
		14L TSSOP	0°C - 70°C		
		146 13301	-40°C - 85°C		
		8L SOIC	0°C - 70°C		
2.7-5.5V	2.85-3.0		-40°C - 85°C		
2.7-0.0		14L TSSOP	0°C - 70°C		
		14L 1330F F	-40°C - 85°C		
		8L SOIC	0°C - 70°C		
2.7-5.5V	2.55-2.7	02 3010	-40°C - 85°C		
2.7-5.5V	14L TSSOP 0°C - 70°C				
		146 13301	-40°C - 85°C		
	1.7-1.8V	8L SOIC	0°C - 70°C		
1.8-3.6V			-40°C - 85°C		
1.0-0.0 V		14L TSSOP	0°C - 70°C		
		176 1000	-40°C - 85°C		

Part Mark Information



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

U.S. SALES OFFICES

Corporate Office

Xicor Inc. 1511 Buckeye Drive Milpitas, CA 95035

Phone: 408/432-8888 Fax: 408/432-0640 E-mail: info@xicor.com

Southeast Region

Xicor Inc.

100 E. Sybelia Ave.

Suite 355

Maitland, FL 32751 Phone: 407/740-8282 Fax: 407/740-8602

E-mail: xicor-se@xicor.com

North Central Region

Xicor Inc.

810 South Bartlett Road

Suite 103

Streamwood, IL 60107 Phone: 630/372-3200 Fax: 630/372-3210

E-mail: xicor-nc@xicor.com

South Central Region

Xicor Inc.

11884 Greenville Ave.

Suite 102

Dallas, TX 75243 Phone: 972/669-2022 Fax: 972/644-5835

E-mail: xicor-sc@xicor.com

Northeast Region

Xicor Inc.

50 North Street Danbury, CT 06810 Phone: 203/743-1701 Fax: 203/794-9501

E-mail: xicor-ma@xicor.com

West Region

Xicor Inc.

3333 Bowers Ave.

Suite 238

Santa Clara, CA 95054 Phone: 408/492-1966 Fax: 408/980-9478

E-mail: xicor-nw@xicor.com

INTERNATIONAL SALES OFFICES

EUROPE

Northern Europe

Xicor Ltd.

Grant Thornton House

Witan Way Witney

Oxford OX8 6FE

UK

Phone: (44) 1933.700544 Fax: (44) 1933.700533 E-mail: xicor-uk@xicor.com

Central Europe

Xicor GmbH

Technopark Neukeferloh Bretonischer Ring 15

85630 Grasbrunn bei Muenchen

Germany

Phone: (49) 8946.10080 Fax: (49) 8946.05472 E-mail: xicor-gm@xicor.com

ASIA/PACIFIC

Japan, Australia, India, New Zealand

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku

Tokyo 160, Japan Phone: (81) 3322.52004 Fax: (81) 3322.52319 E-mail: xicor-ip@xicor.com

Mainland China, Hong Kong , Taiwan, Singapore, Malaysia

Thailand

Xicor Hong Kong, Ltd. Room 7, Business Centre B1, Grand Stanford Harbour View 70 Mody Road, Tsimshatsui East Kowloon, Hong Kong

Kowloon, Hong Kong Phone: (852) 2313 7607 Fax: (852) 2313 7507

E-mail: xicor_hongkong@xicor.com

Korea

Xicor Korea, Ltd. 27th Fl., Korea World Trade Ctr. 159, Samsung-dong Kangnam Ku Seoul 135-729 Korea

Phone: (82) 2.551.2750 Fax: (82) 2.551.2710 E-mail: xicor-ka@xicor.com

() = Country Code

Xicor product information is available at:

www.xicor.com