

#### QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

#### OCTOBER 2001

#### **GENERAL DESCRIPTION**

The XRT83L34 is a fully integrated Quad (four channels) long-haul and short-haul line interface unit for T1 (1.544Mbps) 100 $\Omega$ , E1 (2.048Mbps) 75 $\Omega$  or 120 $\Omega$  and J1 110 $\Omega$  applications.

In long-haul applications the XRT83L34 accepts signals that have passed through cables from 0 feet to over 6000 feet in length and have been attenuated by 0 to 45dB at 772kHz in T1 mode or 0 to 43dB at 1024kHz in E1 mode. In T1 applications, the XRT83L34 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements as well as for Channel Service Units (CSU) Line Build Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions.

The XRT83L34 provides both parallel Host microprocessor interface and Hardware mode for programming and control. Both B8ZS and HDB3 encoding and decoding functions are included and can be disabled as required. On-chip crystal-less jitter attenuator (with a 32 or 64 bit FIFO) can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The XRT83L34 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for  $75\Omega$ ,  $100\Omega$ ,  $110\Omega$  and  $120\Omega$  for both transmitter and receiver. For each receiver this is accomplished through the combination of one single fixed value external resistor and programmable internal resistors. In the absence of the power supply, the transmit output and receive input are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.

#### **APPLICATIONS**

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

#### Features (See Page 2)





FIGURE 1. BLOCK DIAGRAM OF THE XRT83L34 T1/E1/J1 LIU (HOST MODE)

#### REV. P1.2.3



#### FIGURE 2. BLOCK DIAGRAM OF THE XRT83L34 T1/E1/J1 LIU (HARDWARE MODE)

#### FEATURES

- Fully integrated four channel long-haul or shorthaul transceivers for E1, T1 or J1 applications.
- Adaptive Receive Equalizer for cable attenuation up to 45dB for T1 and 43dB for E1.
- Program able Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces.
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping.
- Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps.
- Selectable receiver sensitivity from 0 to 36dB or 0 to 45dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz.
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for both T1 and E1 modes.
- Supports 75  $\Omega$  and 120  $\Omega$  (E1), 100  $\Omega$  (T1) and 110  $\Omega$  (J1) applications.
- Internal and external impedance matching for  $75\Omega,100\Omega, 110\Omega$  and  $120\Omega$ .
- Tri-State transmit output and receive input capability for redundancy applications

- Transmit return loss meets or exceeds ETSI 300 166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64bit FIFO Selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- · High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder
- QRSS pattern generation and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB
   steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Analog, Remote, Digital and Dual Loop-Back Modes


XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.3

- Meets or exceeds T1 and E1 short-haul and longhaul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both Hardware and parallel Microprocessor interface for programming
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single +3.3V Supply Operation
- 128 pin TQFP package
- -40°C to +85°C Temperature Range

## **ORDERING INFORMATION**

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83L34IV	128 Lead TQFP (14 x 20 x 1.4mm)	-40°C to +85°C

#### FIGURE 3. PIN OUT OF THE XRT83L34



XRT83L34 **EXAR** QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.3* **ADVANCED CONFIDENTIAL** 

# TABLE OF CONTENTS

GENERAL DESCRIPTION	1
APPLICATIONS	
Figure 1. Block Diagram of the XRT83L34 T1/E1/J1 LIU (Host Mode)	1
Figure 2. Block Diagram of the XRT83L34 T1/E1/J1 LIU (Hardware Mode)	2
FEATURES	
ORDERING INFORMATION	
Figure 3. Pin Out of the XRT83L34	
TABLE OF CONTENTS	1
PIN DESCRIPTION BY FUNCTION	4
RECEIVE SECTIONS	
TRANSMITTER SECTIONS	
MICROPROCESSOR INTERFACE	-
JITTER ATTENUATOR	
CLOCK SYNTHESIZER	
REDUNDANCY SUPPORT	13
ALARM FUNCTION/OTHER	13
Power and ground	
FUNCTIONAL DESCRIPTION	18
Master Clock Generator	18
TABLE 1: MASTER CLOCK GENERATOR	19
RECEIVER	19
Receiver Input	
RECEIVE MONITOR MODE	
RECEIVER LOSS OF SIGNAL (LOS)	20
HDB3/B8ZS Encoder/Decoder	20
RECOVERED CLOCK (RCLK) SAMPLING EDGE	20
JITTER ATTENUATOR	20
TRANSMITTER	20
DIGITAL DATA FORMAT	20
TRANSMIT CLOCK (TCLK) SAMPLING EDGE	21
HDB3/B8ZS ENCODER	
TABLE 2: EXAMPLES OF HDB3 ENCODING	
TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT	
TABLE 3: EXAMPLES OF B8ZS ENCODING	
DRIVER FAILURE MONITOR (DMO)	
TABLE 4: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS	
TRANSMIT AND RECEIVE TERMINATIONS	
RECEIVER (CHANNELS 0 - 3)	
Internal Receive Termination Mode	
TABLE 5: RECEIVE TERMINATION CONTROL         TABLE 6: RECEIVER FIXED INPUT RESISTOR CONTROL	
Figure 4. Simplified Diagram for the Internal Receive and Transmit Termination Mode	
TABLE 7: RECEIVE TERMINATIONS	24 25
External Receive Termination Mode	-
Figure 5. Simplified Diagram for T1 in the External Termination Mode (RXTSEL=0)	
TRANSMITTER (CHANNELS 0 - 3)	
Internal Transmit Termination Mode	
Figure 6. Simplified Diagram for E1 in External Termination Mode (RXTSEL=0)	
TABLE 8: TRANSMIT TERMINATION CONTROL	
External Transmit Termination Mode	
REDUNDANCY	
TABLE 9: TERMINATION SELECT CONTROL	26

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR **ADVANCED CONFIDENTIAL** 

**XPEXAR** 

REV. P1.2.3

TABLE 10: TRANSMIT TURNS RATIO CONTROL	26
Figure 7. One Set of Transformers for Lowest Cost Solution	
Figure 8. Two Identical Boards for 1+1 Redundancy	
PATTERN TRANSMIT AND DETECT FUNCTION	
TRANSMIT ALL ONES (TAOS)	
TABLE 11: PATTERN TRANSMISSION CONTROL	
NETWORK LOOP CODE DETECTION AND TRANSMISSION	28
TABLE 12: LOOP-CODE DETECTION CONTROL	
TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)	
LOOP-BACK MODES	
TABLE 13: LOOP-BACK CONTROL IN HARDWARE MODE	
TABLE 14: LOOP-BACK CONTROL IN HOST MODE	
ANALOG LOOP-BACK (ALOOP)	
REMOTE LOOP-BACK (RLOOP)	
Figure 9. Analog Loop-Back signal flow	
Figure 10. Remote Loop-Back mode with jitter attenuator selected in receive path	
DIGITAL LOOP-BACK (DLOOP)	
Figure 11. Remote Loop-Back mode with jitter attenuator selected in transmit path	
Figure 12. Digital Loop-Back mode with jitter attenuator selected in transmit path	
DUAL LOOP-BACK	
Figure 13. Signal flow in Dual Loop-Back mode	31
MICROPROCESSOR INTERFACE	32
TABLE 15: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION	
Microprocessor Register Tables	
TABLE 16: MICROPROCESSOR REGISTER ADDRESS	
TABLE 17: MICROPROCESSOR REGISTER BIT MAP	
TABLE 18: MICROPROCESSOR REGISTER 0 BIT DESCRIPTION	
TABLE 19: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION	
TABLE 20: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION	
TABLE 21: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION	
TABLE 22: MICROPROCESSOR REGISTER 4 BIT DESCRIPTION	-
TABLE 23: MICROPROCESSOR REGISTER 5 BIT DESCRIPTION	
TABLE 24: MICROPROCESSOR REGISTER 6 BIT DESCRIPTION	
TABLE 25: MICROPROCESSOR REGISTER 7 BIT DESCRIPTION	-
TABLE 26: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION	
TABLE 27: MICROPROCESSOR REGISTER 9 BIT DESCRIPTION	
TABLE 28: MICROPROCESSOR REGISTER 10 BIT DESCRIPTION	
TABLE 29: MICROPROCESSOR REGISTER 11 BIT DESCRIPTION	
TABLE 30: MICROPROCESSOR REGISTER 12 BIT DESCRIPTION	
TABLE 31: MICROPROCESSOR REGISTER 13 BIT DESCRIPTION	48
TABLE 32: MICROPROCESSOR REGISTER 14 BIT DESCRIPTION	48
TABLE 33: MICROPROCESSOR REGISTER 15 BIT DESCRIPTION	49
TABLE 34: MICROPROCESSOR REGISTER 64 BIT DESCRIPTION	50
TABLE 35: MICROPROCESSOR REGISTER 65 BIT DESCRIPTION	51
TABLE 36: MICROPROCESSOR REGISTER 66 BIT DESCRIPTION	53
ELECTRICAL CHARACTERISTICS	
TABLE 37: ABSOLUTE MAXIMUM RATINGS	
TABLE 37: ABSOLUTE MAXIMUM RATINGS TABLE 38: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS(	
TABLE 30: DO DIGITAL INFOT AND COTFOT ELECTRICAL CHARACTERISTICS	
TABLE 33: ARTIGELSA FOWER CONSOMPTION IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	
TABLE 40. LT RECEIVER ELECTRICAL CHARACTERISTICS	
TABLE 41: 11 RECEIVER ELECTRICAL CHARACTERISTICS         TABLE 42: E1 TRANSMIT RETURN LOSS REQUIREMENT	
TABLE 42: ET TRANSMIT REFORM LOSS REGOREMENT	
TABLE 44: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS	

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3

	_
Figure 14. ITU G.703 Pulse Template6	; <b>0</b>
TABLE 45: TRANSMIT PULSE MASK SPECIFICATION       6	
Figure 15. DSX-1 Pulse Template (normalized amplitude)	51
TABLE 46: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS	51
TABLE 47: AC ELECTRICAL CHARACTERISTICS       6	52
Figure 16. Transmit Clock and Input Data Timing	
Figure 17. Receive Clock and Output Data Timing6	
MICROPROCESSOR INTERFACE I/O TIMING	
Intel Interface Timing 63	
Figure 18. Intel Interface Timing (Read) 6	3
Figure 19. Intel Interface Timing (Write) 6	54
TABLE 48: INTEL INTERFACE TIMING SPECIFICATIONS       6	54
Motorola Interface Timing	
Figure 20. Microprocessor Interface Timing - Motorola Type Programmed I/O Read Operation . 65	
Figure 21. Microprocessor Interface Timing - Motorola Type Programmed I/O Write Operation . 66	••
Figure 22. Microprocessor Interface Timing - Reset Pulse Width	6
TABLE 49: MOTOROLA INTERFACE TIMING SPECIFICATION	57
ORDERING INFORMATION	8
Package Dimensions - 14x20 mm, 128 pin package	
REVISIONS	



XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *NINARY Rev. P1.2.3* 

# PIN DESCRIPTION BY FUNCTION

### **RECEIVE SECTIONS**

SIGNAL NAME	PIN #	Түре	DESCRIPTION	
RLOS_0 RLOS_1 RLOS_2 RLOS_3	4 28 75 99	0	Receiver Loss of Signal for Channel _0 This output signal goes 'High' for at least one RCLK_0 cycle to indicate loss of signal at the receive 0 input. See "Receiver Loss of Signal (LOS)" on page 20. Receiver Loss of Signal for Channel _1 Receiver Loss of Signal for Channel _2 Receiver Loss of Signal for Channel _3	
RCLK_0 RCLK_1 RCLK_2 RCLK_3	5 27 76 98	0	Receiver Clock Output for Channel _0 Receiver Clock Output for Channel _1 Receiver Clock Output for Channel _2 Receiver Clock Output for Channel _3	
RNEG_0 LCV_0	6	0	Receiver Negative Data Output for Channel _0 In dual rail mode, this signal is the receiver negative-rail output data. Line Code Violation Output for Channel _0 In single-rail mode, this signal goes 'High' for one RCLK_0 cycle to indicate a code violation is detected in the received data of Channel _0. If AMI coding is selected, every bipolar violation received will cause this pin to go "High".	
RNEG_1 LCV_1 RNEG_1 LCV_2 RNEG_1 LCV_3	26 77 97		Receiver Negative Data Output for Channel _1 Line Code Violation Output for Channel _1 Receiver Negative Data Output for Channel _2 Line Code Violation Output for Channel _2 Receiver Negative Data Output for Channel _3 Line Code Violation Output for Channel _3	
RPOS_0 RDATA_0	7	0	Receiver Positive Data Output for Channel _0. In dual-rail mode, this signal is the receive positive-rail output data sent to	
RPOS_1 RDATA_1 RPOS_2 RDATA_2 RPOS_3 RDATA_3	25 78 96		the Framer. Receiver NRZ Data Output for Channel _0. In single-rail mode, this signal is the receive NRZ format output data sent to the Framer. Receiver Positive Data Output for Channel _1 Receiver NRZ Data Output for Channel _1 Receiver Positive Data Output for Channel _2 Receiver NRZ Data Output for Channel _2 Receiver Positive Data Output for Channel _3 Receiver NRZ Data Output for Channel _3	
RTIP_0 RTIP_1 RTIP_2 RTIP_3	9 23 80 94	I	Receiver Differential Tip Positive Input for Channel _0 Receiver Differential Tip Positive Input for Channel _1 Receiver Differential Tip Positive Input for Channel _2 Receiver Differential Tip Positive Input for Channel _3	
RRING_0 RRING_1 RRING_2 RRING_3	10 22 81 93	I	Receiver Differential Ring Negative Input for Channel _0 Receiver Differential Ring Negative Input for Channel _1 Receiver Differential Ring Negative Input for Channel _2 Receiver Differential Ring Negative Input for Channel _3	

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

**XPEXAR** 

SIGNAL NAME	PIN #	Түре	DESCRIPTION					
RXMUTE RDY_DTACK	73	I	Receive Muting.         In Hardware Mode, connect this pin 'High' to mute RPOS_n/RNEG_n outputs to a "Low" state upon receipt of LOS condition for Channel _n to prevent data chattering. Connect this pin to 'Low' to disable muting function.         Note:       In Hardware Mode, all receive channels share the same RXMUTE control function.         In Host Mode:       Ready Output (Data Transfer Acknowledge Output). See "Microprocessor Interface" on page 8.         Note:       Internally pulled "Low" with 50kΩ resistor.					
RXRES0 RXRES1	108 109	I	Receive External Resistor Control Pin 0: Receive External Resistor Control Pin 1: In Hardware Mode these pins select the required value of the external fixed resistor for the receivers according to the following table:					
				RXRES1	RXRES0	Required Fixed External RX Resistor		
				0	0	No External Fixed Resistor	•	
				0	1	60Ω		
				1	0	52.5Ω		
				1	1	37.5Ω		
			Note: Inte	ernally pulle	d "Low" witl	h 50k $\Omega$ resistor.		
RCLKE	106	I	Receive Clock Edge. In Hardware Mode, (RCLKE) with this pin set to "High" the output receive data of all channels are updated on the falling edge of RCLK_n. With this pin tied "Low", output data are updated on the rising edge of RCLK_n.					
PTS1			the microp	rocessor typ	be. See "Mi	ong with PTS2 (pin 107) is used croprocessor Interface" on page h a 50kΩ resistor.		

# 

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.3

## TRANSMITTER SECTIONS

SIGNAL NAME	PIN #	Түре	DESCRIPTION
TCLKE	107	I	Transmit Clock Edge In Hardware Mode (TCLKE), with this pin set to a "High", transmit input data of all channels are sampled at the rising edge of TCLKE. With this pin tied "Low", input data are sampled at the falling edge of TCLKE.
PTS2			<b>In Host Mode (PTS2),</b> this pin along with PTS1 (pin 106) selects the micro- processor type. See "Microprocessor Interface" on page 8. <b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor.
TTIP_0	13	0	Transmitter Tip Output for Channel _0 Positive differential transmit output to the line.
TTIP_1	19		Transmitter Tip Output for Channel _1
TTIP_2	84		Transmitter Tip Output for Channel _2
TTIP_3	90		Transmitter Tip Output for Channel _3
TRING_0	15	0	Transmitter Ring Output for Channel _0 Negative differential transmit output to the line.
TRING_1	17		Transmitter Ring Output for Channel _1
TRING_2	86		Transmitter Ring Output for Channel 2
TRING_3	88		Transmitter Ring Output for Channel _3
TPOS_0	2	I	Transmitter Positive Data Input for Channel _0 In dual-rail mode, this signal is the positive-rail input data for transmitter 0.
TDATA_0			Transmitter 0 Data Input In single-rail mode, this pin is used as the NRZ input data for transmitter 0.
TPOS_1	127		Transmitter Positive Data Input for Channel _1
TDATA_1			Transmitter 1 Data Input
TPOS_2	104		Transmitter Positive Data Input for Channel _2
TDATA_2	101		Transmitter 2 Data Input
TPOS_3	101		Transmitter Positive Data Input for Channel _3
TDATA_3			Transmitter 3 Data Input
			<b>NOTE:</b> Internally pulled "Low" with a 50k $\Omega$ resistor for all channels.
TNEG_0	3	I	Transmitter Negative NRZ Data Input for Channel _0 In dual-rail mode, this signal is the negative-rail input data for transmitter 0. In single-rail mode, this pin can be left unconnected.
CODES_0			Coding Select for Channel _0 In Hardware Mode and with single-rail mode selected, connecting this pin
			"Low" enables HDB3 in E1or B8ZS in T1encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format.
TNEG_1	126		Transmitter Negative NRZ Data Input for Channel _1
CODES_1	-		Coding Select for Channel _1
TNEG_2	105		Transmitter Negative NRZ Data Input for Channel _2
CODES_2			Coding Select for Channel _2
TNEG_3	100		Transmitter Negative NRZ Data Input for Channel _3
CODES_3			Coding Select for Channel _3
			<b>Note:</b> Internally pulled "Low" with a 50k $\Omega$ resistor for channel _n

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

**XPEXAR** 

SIGNAL NAME	PIN #	Түре	DESCRIPTION
TCLK_0 TCLK_1 TCLK_2 TCLK_3	1 128 103 102	I	Transmitter Clock Input for Channel _0 E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm. During normal operation, both in Host Mode and Hardware Mode, TCLK_0 is used for sampling input data at TPOS_0/TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the transmit pulse shaping circuit. If TCLK_0 is tied "Low", the Channel _0 transmitter will power down. Transmitter Clock Input for Channel _1 Transmitter Clock Input for Channel _2 Transmitter Clock Input for Channel _3 <i>NoTE:</i> Internally pulled "Low" with a 50kΩ resistor for all channels.
TAOS_0 TAOS_1 TAOS_2 TAOS_3	69 70 71 72	I	Transmit All Ones for Channel _0 In Hardware Mode, setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel _0. A "Low" level stops the transmission of the "All Ones" Pattern. Transmit All Ones for Channel _1 Transmit All Ones for Channel _2 Transmit All Ones for Channel _3
WR_R/W RD_DS ALE_AS/ CS/	69 70 71 72		<b>Host Mode:</b> These pins act as various microprocessor functions. See "Microprocessor Interface" on page 8. <b>Note:</b> This pin is internally pulled "Low" with a 50k $\Omega$ resistor.
TXON_0 TXON_1 TXON_2 TXON_3	122 123 124 125	I	Transmitter Turn On for Channel _0 In Hardware Mode, setting this pin "High" turns on the Transmit Section of Channel _0. In this mode, when TXON_0 = "0", TTIP_0 and TRING_0 driver outputs will be tri-stated. Transmitter Turn On for Channel _1 Transmitter Turn On for Channel _2 Transmitter Turn On for Channel _3 Note: Internally pulled "Low" with a 50kΩ resistor.



XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR //INARY REV. P1.2.3

#### MICROPROCESSOR INTERFACE

SIGNAL NAME	Pin #	Түре	DESCRIPTION	
HW/HOST	68	I	<b>Mode Control Input</b> This pin is used for selecting Hardware or Host Modes to control the device. Leave this pin unconnected or tie "High" to select <b>Hardware Mode</b> . For <b>Host Mode</b> , this pin must be tied "Low". <b>Note:</b> Internally pulled "High" with a $50k\Omega$ resistor.	
WR_R/W	69	I	Write Input (Read/Write) - Host Mode Intel bus timing: a "Low" pulse on WR selects a write operation when $\overline{CS}$ pin is "Low".Motorola bus timing: a "High" pulse on $\overline{R/W}$ selects a read operation and a "Low" pulse on $\overline{R/W}$ selects a write operation when $\overline{CS}$ is "Low".	
TAOS_0			Hardware Mode (TAOS_0) Transmit all "ones" channel_0, See "Transmitter Sections" on page 6.	
RD_DS	70	I	Read Input (Data Strobe) - Host ModeIntel bus timing: a "Low" pulse on $\overline{RD}$ selects a read operation when the $\overline{CS}$ pin is "Low".Motorola bus timing: a "Low" pulse on $\overline{DS}$ indicates a read or write operation when the $\overline{CS}$ pin is "Low".	
TAOS_1			Hardware Mode (TAOS_1) Transmit all "ones" channel_1, See "Transmitter Sections" on page 6.	
ALE_AS	71	I	Address Latch Input (Address Strobe) - Host Mode Intel bus timing: the address inputs are latched into the internal register on the falling edge of ALE. Motorola bus timing: the address inputs are latched into the internal regis- ter on the falling edge of $\overline{AS}$ .	
TAOS_2			Hardware Mode (TAOS_2) Transmit all "ones" channel_2, See "Transmitter Sections" on page 6.	
CS	72	I	Chip Select Input - Host Mode This signal must be "Low" in order to access the parallel port.	
TAOS_3			Hardware Mode (TAOS_3) Transmit all "ones" channel_3, See "Transmitter Sections" on page 6.	
RDY_DTACK	73	0	Ready Output (Data Transfer Acknowledge Output) - Host Mode Intel bus timing: RDY is asserted "High" to indicate the device has com- pleted a read or write operation. Motorola bus timing: DTACK is asserted "Low" to indicate the device has completed a read or write cycle.	
RXMUTE			Hardware Mode (RXMUTE) Receive Muting, See "Receive Sections" on page 4.	

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

**XPEXAR** 

SIGNAL NAME	PIN #	Түре		DESCRIPTION				
PTS1/RCLKE PTS2/TCLKE	106 107	I	Proce	Host Mode Processor Type Select Input Bit 1 Processor Type Select Input Bit 2				
				PTS1	PTS2	μР Туре		
				0	0	68HC11, 8051, 80C188 (async.)		
				0	1	Motorola 68K (async.)		
				1	0	Intel x86 (sync.)		
				1	1	Intel i960, Motorola 860 (sync.)		
			Receiv	vare Mode: ve and Transn Internally pu	•	e select. th a 50kΩ resistor for all channels.		
D[7] D[6] D[5] D[4] D[3] D[2]/ D[1]/ D[0]/ LOOP1_0 LOOP1_0 LOOP0_0 LOOP1_1 LOOP0_1 LOOP1_2 LOOP1_2 LOOP1_3 LOOP0_3	42 43 44 45 46 47 48 49 42 43 44 45 46 47 48 49	I/O	Data Bus[7]; Microprocessor read/write data bus Host Mode Data Bus[6] Data Bus[5] Data Bus[3] Data Bus[2] Data Bus[1] Data Bus[0] Hardware Mode LOOP[1:0]_n: Pins 42 - 49 control which Loop-Back mode is selected per channel. <i>NoTE: Internally pulled "Low" with a 50kΩ resistor.</i> Hardware Mode Loop-back control bit [1:0] Channel_n, See "Alarm Function/Other" on page 13.					
PCLK	50	I	<b>Microprocessor Clock Input Host Mode</b> Input clock for synchronous microprocessor operation. Maximum clock rate is 20 MHz.					
ATAOS			Hardware Mode: This pin fuctions as an Automatic Transmit All "Ones". Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.					

# **XP EXAR**

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.3

**XRT83L34** 

SIGNAL NAME	PIN #	Түре	DESCRIPTION
A[6] A[5] A[4] A[3] A[2] A[1] A[0]	57 58 59 60 61 62 63	I	Microprocessor Interface Address Bus[6] Host Mode: Microprocessor Interface Address Bus[5] Microprocessor Interface Address Bus[4] Microprocessor Interface Address Bus[3] Microprocessor Interface Address Bus[2] Microprocessor Interface Address Bus[1] Microprocessor Interface Address Bus[0]
JASEL1 JASEL0 EQC4 EQC3 EQC2 EQC1 EQC0	57 58 59 60 61 62 63		<b>Hardware Mode:</b> Pins JASEL1 and JASEL0 are jitter attenuator mode select, See "Jitter Attenuator" on page 11. Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out, See "Alarm Function/Other" on page 13. <b>Note:</b> Internally pulled "Low" with a 50k $\Omega$ resistor.
INT	119	I	Interrupt Output Host Mode         This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the IMASK bit to a "1" in the command control register.         In Hardware Mode         Transmitter Transformer Ratio Select         The function of this pin is to select the transmitter transformer ratio. See "Alarm Function/Other" on page 13.         Note: This pin is an open drain output and requires an external 10kΩ pull-up resistor.

XRT83L34 **EXAR** QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.3* **PRELIMINARY** 

### JITTER ATTENUATOR

SIGNAL NAME	Pin #	Түре		DESCRIPTION				
JASEL0 JASEL1	57 58	I	Jitter Attenuator select bit 0 Jitter Attenuator select bit 1 In Hardware Mode: JASEL0 and JASEL1 bits are used to place the jitter attenuator in the transmit path, the receive path or to disable it.					
			JASEL1 JASEL0 Path					
			0	0	JA Disabled			
			0	1	JA in Transmit Path - 32bit FIFO			
			1 0 JA in Receive Path - 32bit FIFO					
			1 1 JA in Receive Path - 64bit FIFO					
A[5] A[6]			sor Interface" o	on page 8.	or address bits A[5] and A[6], See "Microproces- r" with a 50k $\Omega$ resistor.			

## **CLOCK SYNTHESIZER**

SIGNAL NAME	PIN #	Түре	DESCRIPTION
MCLKE1	32	I	E1 Master Clock Input This input signal is an independent 2.048MHz clock for E1 system with required accuracy of better than ±50ppm and a duty cycle of 40% to 60%. MCLKE1 is used in the E1 mode. Its function is to provide internal timing for the PLL clock recovery circuit, transmit pulse shaping, jitter attenuator block, reference clock during transmit all ones data and timing reference for the microprocessor in Host Mode operation. The MCLKE1 and MCLKT1 inputs are useful in systems where multiple channels are used, and each channel should have the flexibility to be pro- grammed independent in either T1 or E1 modes. These inputs eliminate the need for an external multiplexer to route the T1 or E1 clocks to the individual channels based on their operating mode. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. MCLKE1 is also the input to a programmable frequency synthesizer that under the control of the CLKSEL2-0 inputs can be used to generate a master clock from an accurate outside source. See pin descriptions for CLK- SEL(2:0), pins 37 - 39 for useable input frequencies and operation. <i>Note: Internally pulled "Low" with a 50kΩ resistor.</i>



XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.3

SIGNAL NAME	PIN #	Түре				DESCRIPT	ION		
CLKSEL0 CLKSEL1 CLKSEL2	37 38 39	I Clock Select inputs for Master Clock Synthesizer In Hardware Mode: CLKSEL2-0 are input signals to a programmable fre- quency synthesizer that can be used to generate a master clock from an accurae external clock source according to the following table: The MCLKRATE control signal is generated from the state of EQC0-EQC4 inputs. See Table 4 for description of Transmit Equalizer Control bits. In Host Mode; The state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See Table 35, register address 01000001.							
			MCLKE1 (kHz)	MCLKT1 (kHz)	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT (KHz)
			2048	2048	0	0	0	0	2048
			2048	2048	0	0	0	1	1544
			2048	1544	0	0	0	0	2048
			1544	1544	0	0	1	1	1544
			1544	1544	0	0	1	0	2048
			2048	1544	0	0	1	1	1544
			8	Х	0	1	0	0	2048
			8	Х	0	1	0	1	1544
			16	Х	0	1	1	0	2048
			16	Х	0	1	1	1	1544
			56	Х	1	0	0	0	2048
			56	Х	1	0	0	1	1544
			64	Х	1	0	1	0	2048
			64	Х	1	0	1	1	1544
			128	Х	1	1	0	0	2048
			128	X	1	1	0	1	1544
			256	X	1	1	1	0	2048
			256	Х	1	1	1	1	1544
			NOTE: The	ese pins a	re internali	ly pulled "L	ow" with a	a 50k $\Omega$ resist	tor.
MCLKT1	33	I	accuracy of input is use <b>Notes:</b> 1. Se pin	l is an inde of better th ed in the T ee pin 32 c n.	ependent 1 an ±50ppn 1 mode. description	n and duty for further	cycle of 4	1 systems w 0% to 60%. on for the us	MCLKT1
MCLKOUT	36	0	<ul> <li>2. Internally pulled "Low" with a 50kΩ resistor.</li> <li>Synthesized Master Clock Output: This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.</li> </ul>						

#### **REDUNDANCY SUPPORT**

SIGNAL NAME	PIN #	Түре	DESCRIPTION
DMO_0	64	0	<b>Driver Failure Monitor Channel _0</b> This pin transitions "High" if a short circuit condition is detected in the trans- mit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK0 cycles.
DMO_1 DMO_2 DMO_3	65 66 67		Driver Failure Monitor Channel _1 Driver Failure Monitor Channel _2 Driver Failure Monitor Channel _3

#### ALARM FUNCTION/OTHER

SIGNAL NAME	PIN #	Түре	DESCRIPTION
GAUGE	87	I	<b>Twisted Pair Cable Wire Gauge Select</b> <b>In Hardware Mode</b> , connect this pin "High" to select 26 Gauge wire. Con- nect this pin "Low" to select 22 and 24 quage wire for all channels. <b>Note:</b> Internally pulled "Low" with a 50k $\Omega$ resistor.
ATAOS PCLK	50	I	<ul> <li>Automatic Transmit "All Ones" Pattern (ATAOS) Hardware Mode</li> <li>A "High" level on this pin enables the automatic transmission of an "All Ones"</li> <li>AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.</li> <li>NOTE: All channels share the same ATAOS input control function.</li> <li>In Host Mode (PCLK)</li> <li>Microprocessor Clock Input, See "Microprocessor Interface" on page 8.</li> <li>NOTE: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.</li> </ul>
TRATIO	119	I	Transmitter Transformer Ratio Select (TRATIO) Hardware Mode In external termination mode (TXSEL = 0), setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the trans- mitter transformer ratio to 1:2.45. In the internal termination mode the trans- mitter transformer ratio is permanently set to 1:2 and the state of this pin is ignored. Interrupt Output (INT) Host Mode This pin is asserted "Low" to indicate an alarm condition. See "Microproces- sor Interface" on page 8.
RESET	121	I	Hardware Reset (Active "Low") When this pin is tied "Low" for more than 10 $\mu$ s, the device is put in the reset state. Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation. <i>Note:</i> Internally pulled "High" with a 50k $\Omega$ resistor.
SR/DR	16	I	Single-Rail/Dual-Rail Data Format Connect this pin "Low" to select transmit and receive data format in dual-rail mode. In this mode, HDB3 or B8ZS encoder and decoder are not available. Connect this pin "High" to select single-rail data format. Note: Internally pulled "Low" with a 50kΩ resistor.



QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

QUAD T1/E1/J1 LH/SH PRELIMINARY

REV. P1.2.3

**XRT83L34** 

SIGNAL NAME	PIN #	Түре			DESCRIPTION		
D7[]/LOOP1_0 D[6]/LOOP0_0 D[5]/LOOP1_1 D[4]/LOOP0_1 D[3]/LOOP1_2 D[2]/LOOP0_2 D[1]/LOOP1_3 D[0]/LOOP0_3	42 43 44 45 46 47 48 49	I	in Hardware Mode Loop-back control bit 1 - Channel _0 Loop-back control bit 0 - Channel _0 Loop-back control bit 1 - Channel _1 Loop-back control bit 0 - Channel _1 Loop-back control bit 1 - Channel _2 Loop-back control bit 0 - Channel _3 Loop-back control bit 0 - Channel _3				
			LOOP1_n	LOOP0_n	MODE		
			0	0	Normal Mode No Loop-back Channel_n		
			0	1	Local Loop-Back Channel_n		
			1	0	Remote Loop-Back Channel_n		
			1 1 Digital Loop-Back Channel_n				
			In Host Mode Microprocessor R/W Data bits [7:0] NOTE: Internally pulled "Low" with a 50k $\Omega$ resistor.				
EQC4	59	I	<b>Equalizer Control Input 4 Hardware Mode</b> This pin together with EQC3-EQC0 are used for controlling the transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also to select T1, E1 or J1 Modes of operation. See Table 4 for description of Trans- mit Equalizer Control bio				
EQC3 EQC2 EQC1 EQC0	60 61 62 63		mit Equalizer Control bits. Equalizer Control Input 3 Equalizer Control Input 2 Equalizer Control Input 1 Equalizer Control Input 0				
A[4] A[3] A[2] A[1] A[0]	59 60 61 62 63		Equalizer Control Input 0Note: In Hardware Mode all transmit channels share the same pulse setting controls function.Host Mode Microprocessor Address bits [4:0]Note: Internally pulled "Low" with a 50kΩ resistor for all channels.				

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

**XPEXAR** 

SIGNAL NAME	PIN #	Түре		D	ESCRIPTION		
RXTSEL	110	I	Receiver Termination Select: In Hardware Mode: When this pin is "low" the receive line termination is determined only by the external resistor. When "High", the receive termination is realized by internal resistors or the combination of internal and external resistors. These condi- tions are described in the following table;				
				RXTSEL	RX Termination	]	
				0	External		
				1	Internal		
			<i>function.</i> In Host Mode, the RXTSEL_n bits in the channel control registers determines if the receiver termination is external or internal. However the function of RXTSEL can be transferred to the Hardware pin by setting the TERCNTL bit (bit 4) to "1" in the register 66 address hex 0x42. Note: Internally pulled "Low" with a $50k\Omega$ resistor.				
TXTSEL	111	I	<b>Transmit Termination Select:</b> In <b>Hardware Mode</b> , when this pin is "low" the transmit line termination is determined only by an external resistor. When "High", the transmit termination is realized only by an internal resistor. These conditions are described in the following table;				
				TXTSEL	TX Termination	]	
			0 External				
			1 Internal				
			-		ed "Low" with a 50kΩ re annels share the same		



QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

REV. P1.2.3

SIGNAL NAME	PIN #	Түре	DESCRIPTION		
TERSEL0 TERSEL1	113 112	I	Termination Impedance Select pin 0: Termination Impedance Select pin 0: In the Hardware Mode and in the internal termination mode (TXTSEL="1" and RXTSEL="1") TERSEL[1:]0 control the transmit and receive termination impedance according to the following table;		
			TERSEL1 TERSEL0 Termination		
			0 0 100Ω		
			0 1 110Ω		
			1 0 75Ω		
			1 1 120Ω		
			<ul> <li>In the internal termination mode the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor (see description of RXRES1-0 pins). In the internal termination mode the transformer ratio of 1:2 and 2:1is required for transmitter and receiver respectively with the transmitter output AC coupled to the transformer.</li> <li><i>Notes:</i> <ol> <li>This pin is internally pulled "Low" with a 50kΩ resistor.</li> <li>In Hardware Mode all channels share the same TERSEL control function.</li> </ol> </li> </ul>		
ĪCT	120	I	<ul> <li>In-Circuit Testing (Active "Low"): When this pin is tied "Low", all output pins are forced to a "High" impedance state for in-circuit testing. Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should should not be permitted during normal operation.</li> <li>NOTE: Internally pulled "High" with a 50kΩ resistor.</li> </ul>		

## POWER AND GROUND

SIGNAL NAME	Pin #	Түре	DESCRIPTION
TGND_0 TGND_1	12 20	****	Transmitter Analog Ground for Channel _0 Transmitter Analog Ground for Channel _1
TGND_1 TGND_2	20 83		Transmitter Analog Ground for Channel _1
TGND_2 TGND_3	91		Transmitter Analog Ground for Channel _2
	01		
TVDD_0	14	****	Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _0
TVDD_1	18		Transmitter Analog Positive Supply (3.3V $\pm$ 5%) for Channel _1
TVDD_2	85		Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _2
TVDD_3	89		Transmitter Analog Positive Supply (3.3V $\pm$ 5%) for Channel _3
RVDD 0	8	****	Receiver Analog Positive Supply (3.3V± 5%) for Channel _0
RVDD_1	24		Receiver Analog Positive Supply (3.3V± 5%) for Channel 1
RVDD_2	79		Receiver Analog Positive Supply (3.3V± 5%) for Channel _2
RVDD_3	95		Receiver Analog Positive Supply (3.3V± 5%) for Channel _3
RGND_0	11	****	Receiver Analog Ground for Channel _0
RGND_1	21		Receiver Analog Ground for Channel _1
RGND 2	82		Receiver Analog Ground for Channel _2
RGND_3	92		Receiver Analog Ground for Channel _3
VDDPLL_1	30	****	Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)
VDDPLL_1 VDDPLL 2	30		Analog Positive Supply for Master Clock Synthesizer PLL ( $3.34 \pm 5\%$ ) Analog Positive Supply for Master Clock Synthesizer PLL ( $3.34 \pm 5\%$ )
AVDD	40		Analog Positive Supply (3.3V± 5%)
GNDPLL_1	34	****	Analog Ground for Master Clock Synthesizer PLL
GNDPLL_2	35		Analog Ground for Master Clock Synthesizer PLL
AGND	41		Analog Ground
DVDD	29	****	Digital Positive Supply (3.3V± 5%)
DVDD	51		Digital Positive Supply (3.3V± 5%)
DVDD	52		Digital Positive Supply (3.3V± 5%)
DVDD	95		Digital Positive Supply (3.3V± 5%)
DVDD	115		Digital Positive Supply (3.3V± 5%)
DVDD	116		Digital Positive Supply (3.3V± 5%)
DGND	54	****	Digital Ground
DGND	55		Digital Ground
DGND	56		Digital Ground
DGND	74		Digital Ground
GND	114		Ground
DGND	117		Digital Ground
DGND	118		Digital Ground

# FUNCTIONAL DESCRIPTION

The XRT83L34 is a fully integrated long-haul and short-haul transceiver intended for T1, J1 and E1 systems. Simplified block diagrams of the chip are shown in Figure 1 (**Host** Mode) and Figure 2 (**Hardware** Mode). The XRT83L34 can receive signals that have been attenuated (0 to 6000 feet cable loss) from 0 to 45dB at 772kHz for T1 and from 0 to 45dB at 1.024MHz for E1 systems.

In T1 applications, the XRT83L34 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement as well as four CSU Line Build-Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit output pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions. The operation and configuration of the XRT83L34 can be controlled through a parallel Host interface or Hardware control.

## MASTER CLOCK GENERATOR

Using a variety of external sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) and E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. This feature is useful in systems where multiple channels are used, and each channel should have the flexibility to be programmed independently in T1 or E1 modes based on their operating mode. These inputs eliminate the need for an external multiplexer to route the T1 or E1 clocks to the individual devices. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. MCLKE1 is also the input to a programmable frequency synthesizer that under the control of the CLKSEL2-0 generates a master clock from an accurate outside clock source. T1 and E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL2-0 inputs according to Table 1.

**NOTE:** EQC4 - EQC3 determine theT1/E1 operating mode. (See table 4 for details.)

MCLKE1 ĸHz	MCLKT1 ĸHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT ĸHz
2048	2048	0	0	0	0	2048
2048	2048	0	0	0	1	1544
2048	1544	0	0	0	0	2048
1544	1544	0	0	1	1	1544
1544	1544	0	0	1	0	2048
2048	1544	0	0	1	1	1544
8	х	0	1	0	0	2048
8	х	0	1	0	1	1544
16	х	0	1	1	0	2048
16	х	0	1	1	1	1544
56	х	1	0	0	0	2048
56	х	1	0	0	1	1544
64	х	1	0	1	0	2048
64	х	1	0	1	1	1544
128	х	1	1	0	0	2048
128	х	1	1	0	1	1544
256	х	1	1	1	0	2048
256	x	1	1	1	1	1544

 TABLE 1: MASTER CLOCK GENERATOR

In the above table, the MCLKRATE control signal is generated from the EQC0-EQC4 inputs based on the selected mode of operation. In **Host** Mode the programming is achieved through the state of the CLKSEL0-2 control bits and the state of the MCLKRATE interface control bit.

# RECEIVER

## **RECEIVER INPUT**

At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 2:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is 45dB for T1 and 43dB for E1 mode. In long-haul mode the maximum equalizer gain can be limited to 36dB through the input interface control bits for improved performance over shorter loops. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold for E1 and T1 is typically set at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS/RDATA and RNEG/LCV pins. Clock recovery is accomplished by a digital phase-locked loop (PLL) which does not require any external components and can tolerate high levels of input jitter that meets or exceeds the ITU-G.823 and TR-TSY000499 standards.

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.3

### **RECEIVE MONITOR MODE**

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications (refer to Table 4 for details). This feature is available in both **Hardware** and **Host** Modes.

#### **RECEIVER LOSS OF SIGNAL (LOS)**

For compatibility with ITU G.775 requirements, the receiver loss of signal monitoring function is implemented using both analog and digital detection schemes. When the input signal amplitude at RTIP/RRING drops more than 43dB for E1, (36dB for T1), below the 0dB nominal level. A digital detector is activated to count for 32 consecutive "zeros" in E1 (4096 bits in Extended LOS mode, EXLOS="1") or 175 consecutive "zeros" in T1 mode before RLOS is asserted to indicate input signal loss. If the extended input level is activated for T1 mode, the input level before declaring RLOS is extended to 43dB below the nominal 0dB input level. Signal loss condition is cleared when the input signal rises above the 43dB below 0dB nominal level and meets 12.5% "ones" density of 4 "ones" in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal level rises above the 36dB, (45dB if the extended input level is activated), below 0dB nominal level and contains 16 "ones" in a 128 bits window with no more than 100 consecutive zeros in the data stream. This feature is supported on a per channel basis in both Hardware and Host modes.

#### HDB3/B8ZS ENCODER/DECODER

The Encoder and Decoder functions are available in both **Hardware** and **Host** Modes on a per channel basis by controlling the CODES pin or interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 system. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the LCV pin of each channel. The length of the LCV pulse is one RCLK cycle for each code violation. Excessive number of zeros in the receive data stream is also reported as an error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the LCV pin.

### RECOVERED CLOCK (RCLK) SAMPLING EDGE

This feature is available in both **Hardware** and **Host** Modes. In **Host** Mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS/RDATA and RNEG are updated on the falling edge of RCLK for all four channels. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.

#### JITTER ATTENUATOR

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending on system requirements. The jitter attenuator, other than using the master clock as a reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bit for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter hence avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointers' position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU-G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control bit. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode. Jitter attenuator controls are available on a per channel basis in the **Host** Mode and on a global basis in the **Hardware** mode.

# TRANSMITTER

### DIGITAL DATA FORMAT

Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both Hardware and Host control, on a global basis. The dual or single-rail data format is determined by the state of the SR/DR pin in **Hardware** mode or SR/DR interface bit in the **Host** Mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK and TPOS/TDATA pins respectively. In single-rail and **Hardware** mode the TNEG input is used for selecting encoding and de-

# XRT83L34 **EXAR** QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.3* **PRELIMINARY**

coding function. With TNEG tied low, HDB3 or B8ZS encoding and decoding are enabled for E1 and T1 modes respectively. With TNEG tied "High", the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before being transmitted to the line.

# TRANSMIT CLOCK (TCLK) SAMPLING EDGE

Serial transmit data at TPOS/TDATA and TNEG are clocked into the XRT83L34 under the synchronization of TCLK. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low" input data is sampled on the falling edge of TCLK. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High".

# HDB3/B8ZS ENCODER

The Encoder and Decoder functions are available in both Hardware and Host Modes on a per channel basis by controlling the TNEG/CODES pin or CODES interface bit. The encoder is only available in singlerail mode. In E1 mode, with HDB3 encoding selected, any sequence with more than four consecutive zeros in the input serial data from TPOS/TDATA, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in Table 2. In a T1 system, an input data sequence with more than 8 consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in Table 3. Writing a "1" into the CODES interface bit or connecting the TNEG/CODES pin to a "High" level selects the AMI coding for both E1 or T1 system.

	NUMBER OF PULSE BEFORE NEXT 4 ZEROS	NEXT 4 BITS
Input		0000
HDB3(case1)	odd	000V
HDB3(case2)	even	B00V

CASE 1	PRECEDING PULSE	NEXT 8 BITS
Input	+	0000000
B8ZS		000VB0VB
AMI Output	+	000+ -0- +
	·	
CASE 2		
Input	-	0000000
B8ZS		000VB0VB
AMI Output	-	000- +0+ -

## TABLE 3: EXAMPLES OF B8ZS ENCODING

# TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025Unit Interval (UI) peak-to-peak jitter. In Hardware Mode, the state of the A[0:4]/EQC[0:4] pins determine the transmit pulse shape for all four channels. In Host Mode transmit pulse shape can be controlled on a per channel basis using the interface bits EQC4-EQC0. The chip supports five fixed transmit pulse settings for T1 Short-haul applications plus a fully programmable waveform generator for arbitrary transmit output pulse shapes. Transmit Line Build-Outs for T1 long-haul application are supported from 0 dB to -22.5dB in four 7.5dB steps. The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in Table 4. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to- Customer Installation specification, Annex E.

**Note:** EQC4 - EQC0 determine the T1/E1 operating mode of the XRT83L34. When EQC4 = "1" and EQC3 = "1", the XRT83L34 is in the E1 mode, otherwise it is in the T1/J1 mode.

#### XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.3

#### **DRIVER FAILURE MONITOR (DMO)**

The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING outputs. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit input. If the transmitter of a channel has no output for more than 128 clock cycles, the corresponding DMO pin goes "High" and remains "High" until a valid transmit pulse is detected. In **Host** Mode, the failure of the transmit channel is reported in the corresponding interface bit. If DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt. The driver failure monitor is supported in both **Hardware** and **Host** modes on a per channel basis.

EQC4	EQC3	EQC2	EQC1	EQC0	T1/E1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	Coding
0	0	0	0	0	T1 Long Haul/36dB	0dB	100Ω/ TP	B8ZS
0	0	0	0	1	T1 Long Haul/36dB	-7.5dB	100Ω/ TP	B8ZS
0	0	0	1	0	T1 Long Haul/36dB	-15dB	100Ω/ TP	B8ZS
0	0	0	1	1	T1 Long Haul/36dB	-22.5dB	100Ω/ TP	B8ZS
				•				
0	0	1	0	0	T1 Long Haul/45dB	0dB	100Ω/ TP	B8ZS
0	0	1	0	1	T1 Long Haul/45dB	-7.5dB	100Ω/ TP	B8ZS
0	0	1	1	0	T1 Long Haul/45dB	-15dB	100Ω/ TP	B8ZS
0	0	1	1	1	T1 Long Haul/45dB	-22.5dB	100Ω/ TP	B8ZS
				•				
0	1	0	0	0	T1 Short Haul/15dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	0	0	1	T1 Short Haul/15dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
0	1	0	1	0	T1 Short Haul/15dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
0	1	0	1	1	T1 Short Haul/15dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
0	1	1	0	0	T1 Short Haul/15dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
0	1	1	0	1	T1 Short Haul/15dB	Arbitrary Pulse	100Ω/ TP	8ZS
				•				
0	1	1	1	0	T1 Gain Mode/29dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	1	1	1	T1 Gain Mode/29dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
1	0	0	0	0	T1 Gain Mode/29dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
1	0	0	0	1	T1 Gain Mode/29dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
1	0	0	1	0	T1 Gain Mode/29dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
1	0	0	1	1	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω/ TP	B8ZS
							1	
1	0	1	0	0	T1 Gain Mode/29dB	0dB	100Ω/ TP	B8ZS
1	0	1	0	1	T1 Gain Mode/29dB	-7.5dB	100Ω/ TP	B8ZS

#### TABLE 4: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

EQC4	EQC3	EQC2	EQC1	EQC0	T1/E1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	Coding
1	0	1	1	0	T1 Gain Mode/29dB	-15dB	100Ω/ TP	B8ZS
1	0	1	1	1	T1 Gain Mode/29dB	-22.5dB	100Ω/ TP	B8ZS
				•				
1	1	0	0	0	E1 Long Haul/36dB	ITU G.703	75Ω Coax	HDB3
1	1	0	0	1	E1 Long Haul/36dB	ITU G.703	120Ω TP	HDB3
				•				
1	1	0	1	0	E1 Long Haul/45dB	ITU G.703	75Ω Coax	HDB3
1	1	0	1	1	E1 Long Haul/45dB	ITU G.703	120Ω TP	HDB3
				•				
1	1	1	0	0	E1 Short Haul	ITU G.703	75Ω Coax	HDB3
1	1	1	0	1	E1 Short Haul	ITU G.703	120Ω TP	HDB3
			1				•	
1	1	1	1	0	E1 Gain Mode	ITU G.703	$75\Omega$ Coax	HDB3
1	1	1	1	1	E1 Gain Mode	ITU G.703	120Ω TP	HDB3

#### TABLE 4: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

### TRANSMIT AND RECEIVE TERMINATIONS

The XRT83L34 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications: T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

The XRT83L34 can be controlled through a **Hardware** mode (external pins) or through a **Host** mode (microprocessor interface). Each of the different operating modes is explained below.

### RECEIVER (CHANNELS 0 - 3)

#### INTERNAL RECEIVE TERMINATION MODE

In **Hardware** mode, RXTSEL (Pin 110) can be tied high to select internal termination mode for all receive channels (Individual channel control can only be done in **Host** mode). See Table 5.

RXTSEL	RX TERMINATION
0	EXTERNAL
1	INTERNAL

In **Host** mode, bit 7 in the appropriate channel register is set high to select the internal termination mode for that specific receive channel. See Table 19, "Microprocessor Register 1 bit description," on page 36.

For internal receive termination mode, there are 4 options available for selecting the line impedance, which are shown in Table 6. (RxRES[1:0] in the **Hardware** mode applies to all channels, control of individual channels can only be done through **Host** mode.) If an external resistor value is selected, the external resistor is used along with an internal programmable resistor to provide correct impedance matching for a chosen application, whether it is T1, J1 or E1. This allows one bill of materials for all three receive applications. Figure 4 is a simplified diagram for the internal receive and transmit termination mode.

#### TABLE 6: RECEIVER FIXED INPUT RESISTOR CONTROL

RXRES1	RXRES0	REQUIRED EXTERNAL FIXED RX RESISTOR
0	0	No External Fixed Resistor Required
0	1	60Ω
1	0	52.5Ω
1	1	37.5Ω






Table 7 summarizes the receive termination in the different modes of operation.

Mode	RXTSEL	TERSEL1	TERSEL0	RXRES1	RXRES0	R <sub>ext</sub>	R <sub>int</sub>	4R <sub>eff</sub>
External	0	х	х	Х	х	R <sub>ext</sub>	8	4R <sub>ext</sub>
Internal	1	0	0	0	0	00	25Ω	100Ω/T1
Internal	1	0	1	0	0	8	27.5Ω	110Ω/J1
Internal	1	1	0	0	0	80	18.75Ω	75Ω/E1
Internal	1	1	1	0	0	∞	30Ω	120Ω/E1
Redundancy	1	0	0	0	1	60Ω	43Ω	100Ω/T1
Redundancy	1	0	1	0	1	60Ω	51Ω	110Ω/J1
Redundancy	1	1	0	0	1	60Ω	27Ω	75Ω/E1
Redundancy	1	1	1	0	1	60Ω	60Ω	120Ω/E1
Redundancy	1	0	0	1	0	52.5Ω	48Ω	100Ω/T1
Redundancy	1	0	1	1	0	52.5Ω	58Ω	110Ω/J1
Redundancy	1	1	0	1	0	52.5Ω	29Ω	75Ω/E1
Redundancy	1	1	1	1	0	52.5Ω	70Ω	120Ω/E1
Redundancy	1	0	0	1	1	37.5Ω	75Ω	100Ω/T1
Redundancy	1	0	1	1	1	37.5Ω	103Ω	110Ω/J1
Redundancy	1	1	0	1	1	37.5Ω	37.5Ω	75Ω/E1
Redundancy	1	1	1	1	1	37.5Ω	150Ω	120Ω/E1

#### **TABLE 7: RECEIVE TERMINATIONS**

## EXTERNAL RECEIVE TERMINATION MODE


In **Hardware** mode, RxTSEL (Pin 110) can be tied low to select external termination mode for all channels (Individual channel control can be done only in **Host** mode). See Table 5. (By default the XRT83L34 is set for external termination mode at power up or at Hardware reset.) In **Host** mode, bit 7 in the appropriate channel register can be set low to select external termination mode for that specific channel. See Table 19, "Microprocessor Register 1 bit description," on page 36.

For external receive termination mode, the internal program able resistor is bypassed. The value of the external resistor is given by the following equation:


 $R_{ext} = (Line Impedance \div 4)$  Example: For T1, the twisted pair line impedance is 100 $\Omega$ , therefore a 25 $\Omega$  resistor is placed in the receive path of the transform-

er. Figure 5 is a simplified diagram for T1 in the external receive termination mode. Figure 6 is a simplified diagram for E1 (75 $\Omega$ ) in the external receive termination mode.

FIGURE 5. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL=0)



# FIGURE 6. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL TERMINATION MODE (RXTSEL=0)



#### **TRANSMITTER (CHANNELS 0 - 3)**

#### INTERNAL TRANSMIT TERMINATION MODE

In **Hardware** mode, TxTSEL (Pin 111) can be tied high to select internal termination mode for all transmit channels (Individual channel control can be done only in **Host** mode). See Table 8. In **Host** mode, bit 6 in the appropriate register for a given channel is set high to select the internal termination mode for that specific transmit channel. See Table 19, "Microprocessor Register 1 bit description," on page 36.

#### TABLE 8: TRANSMIT TERMINATION CONTROL

TXTSEL	TX TERMINATION
0	EXTERNAL
1	INTERNAL

For internal termination, the transformer turns ratio is always 1:2. In this mode, no external resistors are used. An external capacitor of  $0.68\mu$ F is used for proper operation of the internal termination circuitry, see Figure 4. Simply choose the line impedance for a specific application, whether it be T1, J1 or E1. This can be done by setting TERSEL[1:0] shown in Table 9. This allows one bill of materials for all three applications (T1/J1/E1). (TERSEL[1:0] in the **Hardware** mode applies to all channels. Control of individual channels can be done only through **Host** mode).

#### TABLE 9: TERMINATION SELECT CONTROL

TERSEL1	TERSEL0	TERMINATION
0	0	100Ω
0	1	110Ω
1	0	75Ω
1	1	120Ω

#### **EXTERNAL TRANSMIT TERMINATION MODE**

In **Hardware** mode, TxTSEL (Pin 111) can be tied low to select external transmit termination mode for all transmit channels (Individual channel control can be done only in **Host** mode). (By default the XRT83L34 is set for external termination mode at power up or at Hardware reset.) See Table 8. In **Host** mode, bit 6 in the appropriate register for a given channel can be set low to select external termination mode for that specific channel. See Table 19, "Microprocessor Register 1 bit description," on page 36.


For external transmit termination mode, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application according to the turns ratio selected by TRATIO (Pin 119) in **Hardware** mode or bit 0 in the appropriate register for a specific channel in **Host** mode.) See Table 10 and Table 21, "Microprocessor Register 3 bit description," on page 40. Figure 5 is a simplified block diagram for T1 (100 $\Omega$ ) in the external termination mode. Figure 6 is a simplified block diagram for E1 (75 $\Omega$ ) in the external termination mode.

#### TABLE 10: TRANSMIT TURNS RATIO CONTROL

TRATIO	TURNS RATIO
0	1:2.45
1	1:2


#### REDUNDANCY

For redundancy applications, RxTSEL and RxRES[1:0] must be set to zero and an appropriate external Receive input resistor must be chosen. The value can range from  $2k\Omega$  to  $20k\Omega$ . The recommended value for the external resistor is  $4.7k\Omega$  at the receive input path. The XRT83L34 offers two options for redundancy applications, See Figure 7 and Figure 8.





### FIGURE 8. TWO IDENTICAL BOARDS FOR 1+1 REDUNDANCY



#### PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In **Hardware** mode each channel can be independently programmed to transmit an All Ones pattern by applying a "High" level to the corresponding TAOS pin. In **Host** Mode, the three interface bits TXTEST2-0 control the pattern generation and detection independently for each channel according to Table 11. More detailed Description of each mode is given in the following paragraphs.

TXTEST2	TXTEST1	TXTEST0	TEST PATTERN
0	х	х	None
1	0	0	TDQRSS
1	0	1	TAOS
1	1	0	TLUC
1	1	1	TLDC

#### TABLE 11: PATTERN TRANSMISSION CONTROL

#### TRANSMIT ALL ONES (TAOS)

This feature is available in both **Hardware** and **Host** Modes. With the TAOS\_n is pin connected "High" or when interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0", the transmitter ignores input from TPOS/TDATA and TNEG pins and sends a continuous AMI encoded all ones signal to the line using TCLK clock as the reference. When TCLK is not available, MCLK is used. In addition, when the Hardware pin and interface bit ATALOS is activated, the chip will automatically transmit the All Ones data from any channel that detects an RLOS condition. This feature is not available on a per channel basis.TCLK\_n must not be tied "Low".

# NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in Host Mode only. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from the selected channel requesting a Loop-Back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-Back and the chip is receiving its own transmitted data. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code "001" from the selected channel requesting the remote terminal the removal of the Loop-Back condition.

In the **Host** Mode each channel is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. In the **Host** Mode the two interface bits NLCDE1-0 control the Loop-Code detection independently for each channel according to Table 12.

NLCDE1	NLCDE0	CONDITION	
0	0	Disable Loop-Code Detection	
0	1	Detect Loop-Up Code in Receive Data	
1	0	Detect Loop-Down Code in Receive Data	
1	1	Automatic Loop-Code detection and Remote Loop-Back Activation	

TABLE 12: LOOP-CODE DETECTION CONTROL
---------------------------------------

Setting the interface bits to NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and manually activate Remote Loop-Back. The Host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The Host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code detection modes, the NLCD interface bit will be set to "1" upon receiving the corresponding code for longer than 5 seconds in the receive data. The chip will initiate an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

In the Host Mode setting the interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if, TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to the NLCD bit in the interface register being set, Remote Loop-Back is automatically activated. The chip stays in remote Loop-Back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code, sets the NLCD bit and enters Remote Loop-Back, it automatically starts monitoring the receive data for the Loop-Down code. In this mode however, the NLCD bit stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the Host that the Remote Loop-Back is still in effect. Remote Loop-Back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD interface bit and initiating an interrupt. The Remote Loop-Back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote Loop-Back request if an Analog Loop-Back is activated locally. When programmed in Automatic detection mode the NLCD interface bit stays "High" for the whole time the Remote Loop-Back is activated and initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

#### TRANSMIT AND DETECT QUASI-RANDOM SIG-NAL SOURCE (TDQRSS)

Each channel of XRT83L34 includes a QRSS pattern generation and detection block for diagnostic purpose that can be activated only in the **Host** Mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2<sup>20</sup>-1 pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2<sup>15</sup> -1 PRBS with an inverted output. With QRSS and Analog Local Loop-Back enabled simultaneously, and by monitoring the status of the QR-PD interface bit, all main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, QRPD changes from Low to High. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt. After pattern synchronization, any bit errors will cause QRPD to go Low for one clock cycle. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt.

With TDQRSS activated, a bit error can be inserted in the transmitted QRSS pattern by transitioning the INSBER interface bit from "0" to "1". Bipolar violation can also be inserted either in the QRSS pattern, or input data when operating in the single-rail mode by transitioning the INSBPV interface bit from "0" to "1". The state of INSBER and INSBPV bits are sampled on the rising edge of the TCLK. To insure the insertion of the bit error or bipolar violation, a "0" should be written in these bit locations before writing a "1".

#### LOOP-BACK MODES

The chip supports several Loop-Back modes under both Hardware and Host control. In **Hardware** mode the two LOOP1 and LOOP0 pins control the Loop-Back functions for each channel independently according to Table 13.

TABLE 13: LOOP-BACK CONTROL IN HARDWARE MODE

LOOP1	LOOP0	LOOP-BACK MODE
0	0	None
0	1	Analog
1	0	Remote
1	1	Digital

In **Host** Mode the Loop-Back functions are controlled by the three LOOP2-0 interface bits. Each channel can be programmed independently according to Table 14.

TABLE 14: LOOP-BACK CONTROL II	N HOST MODE
--------------------------------	-------------


LOOP2	LOOP1	LOOP0	LOOP-BACK MODE
0	Х	Х	None
1	0	0	Dual
1	0	1	Analog
1	1	0	Remote
1	1	1	Digital

#### XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.3

### ANALOG LOOP-BACK (ALOOP)

With Analog Loop-Back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Analog Loop-Back exercises most of the functional blocks of the XRT83L34 including the jitter attenuator which can be selected in either the transmit or receive paths. Analog Loop-Back is shown in Figure 9.

#### FIGURE 9. ANALOG LOOP-BACK SIGNAL FLOW




In this mode, the jitter attenuator (if selected) can be placed in the transmit or receive path.

#### **REMOTE LOOP-BACK (RLOOP)**


With Remote Loop-Back activated, received data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with jitter attenuator selected in the receive path is shown in Figure 10.

# FIGURE 10. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



In the Remote Loop-Back mode if the jitter attenuator is selected in the transmit path, the receive data from the Clock and Data Recovery is looped back to the transmit path and is applied to the jitter attenuator using RCLK as transmit timing. In this mode also the transmit clock and data are ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with the jitter attenuator selected in the transmit path is shown in Figure 11.


# FIGURE 11. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



### DIGITAL LOOP-BACK (DLOOP)

Digital Loop-Back or Local Loop-Back allows the transmit clock and data to be looped back to the corresponding receiver output pins through the encoder/ decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as a pure jitter attenuator. The Digital Loop-Back signal flow is shown in Figure 12.


# FIGURE 12. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

#### DUAL LOOP-BACK

Figure 13 shows the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-Back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins. FIGURE 13. SIGNAL FLOW IN DUAL LOOP-BACK MODE



## MICROPROCESSOR INTERFACE

XRT83L34 is equipped with a microprocessor interface for easy device configuration. The parallel port of the XRT83L34 is compatible with both Intel and Motorola address and data buses. The XRT83L34 has a 7-bit address ADD[6:0] input and 8-bit bi-directional data bus D[7:0]. The signals required for a generic microprocessor to access the internal registers are described in Table 15.

D[7:0]	Data Input (Output): 8 bits bi-directional Read/Write data bus for register access.								
ADD[6:0]	Address Input: 7 bit address to select internal register location for Host Mode.								
PTS1 PTS2	Processor Type Select:								
	PTS1 PTS2 μP Type								
		0	68HC11, 8051, 80C188 (async.)						
		0	1	Motorola 68K (async.)					
		1	0	Intel x86 (sync.)					
		1	1	Intel i960, Motorola 860 (sync.)					
PCLK	<b>Process Clock Input</b> : Input clock for synchronous microprocessor operation. Maximum clock speed is 20MHz. This pin is internally pulled "Low" with a 50k $\Omega$ resistor for asynchronous microprocessor operation when no clock is present.								
ALE_AS	Address Latch Input (Address Strobe): - Intel bus timing, the address inputs are latched into the internal register on the falling edge of ALE. - Motorola bus timing, the address inputs are latched into the internal register on the falling edge of $\overline{AS}$ .								
CS	Chip Select Input: This signal must be "Low" in order to access the parallel port.								
RD_DS	Read Input (Data Strobe): - Intel bus timing, a "Low" pulse on RD selects a read operation when CS pin is "Low". - Motorola bus timing, a "Low" pulse on DS indicates a read or write operation when CS pin is "Low".								
WR_R/W	Write Input (Read/Write): - Intel bus timing, a "Low" pulse on WR selects a write operation when CS pin is "Low". - in Motorola bus timing, a "High" pulse on R/W selects a read operation and a "Low" pulse on R/W selects a write operation when CS pin is "Low".								
RDY_DTACK	<ul> <li>Ready Output (Data Transfer Acknowledge Output):</li> <li>Intel bus timing, RDY is asserted "High" to indicate the XRT83L34 has completed a read or write operation.</li> <li>Motorola bus timing, DTACK is asserted "Low" to indicate the XRT83L34 has completed a read or write operation.</li> </ul>								
INT	<b>Interrupt Output:</b> This pin is asserted "Low" to indicate an interrupt caused by an alarm condition in the XRT83L34 status registers. The activation of this pin can be blocked by the contents of the interrupt mask register.								

#### TABLE 15: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

#### XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

#### MICROPROCESSOR REGISTER TABLES

The microprocessor interface consists of 128 addressable locations. Each channel uses 16 dedicated 8 bit registers for independent programming and control. There are four additional registers for global control of all channels and two registers for device identification and revision numbers. The remaining registers are for factory test and future expansion. The control register map and the function of the individual bits are summarized in Table 16 and Table 17 respectively.

When a function can be programmed on a per channel basis, the first three bits (MSB) of the address is the channel number.

Register Number	REGIS	STER ADDRESS	Function		
REGISTER NOMBER	HEX	BINARY	TONCHON		
0 - 15	0x00 - 0x0F	0000000 - 0001111	Channel 0 Control Register		
16 - 31	0x10 -0x1F	0010000 - 0011111	Channel 1 Control Register		
32 - 47	0x20 - 0x2F	0100000 - 0101111	Channel 2 Control Register		
48 - 63	0x30 - 0x3F	0110000 - 0111111	Channel 3 Control Register		
64 - 67	0x40 - 0x43	1000000 - 1000011	Command Control Registers for All 4 Channels		
68 - 75	0x44 - 0x4B	1000100 - 1001011	R/W registers reserved for testing purpose.		
76-125	0x4C - 0x7D	1001100 - 1111101	Reserved		
126	0x7E	1111110	Device "ID"		
127	0x7F	1111111	Device "Revision ID"		

#### **TABLE 16: MICROPROCESSOR REGISTER ADDRESS**

#### TABLE 17: MICROPROCESSOR REGISTER BIT MAP

Reg. #	Address	Reg. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Channel /	Channel / 0 Control Registers									
0	0000000 Hex 0x00	R/W	Reserved	Reserved	Reserved	EQC4_n	EQC3_n	EQC2_n	EQC1_n	EQC0_n
1	0000001 Hex 0x01	R/W	RXTSEL_n	TXTSEL_n	TERSEL1_n	TERSEL0_n	JASEL1_n	JASEL0_n	JABW_n	FIFOS_n
2	0000010 Hex 0x02	R/W	INVQRSS_n	TXTEST2_n	TXTEST1_n	TXTEST0_n	TXON_n	LOOP2_n	LOOP1_n	LOOP0_n
3	0000011 Hex 0x03	R/W	NLCDE1_n	NLCDE0_n	CODES_n	RXRES1_n	RXRES0_n	INSBPV_n	INSBER_n	TRATIO_n
4	0000100 Hex 0x04	R/W	GCHIE_n	DMOIE_n	FLSIE_n	LCVIE_n	NLCDIE_n	AISDIE_n	RLOSIE_n	QRPDIE_n
5	0000101 Hex 0x05	RO	GHCI _n	DMO_n	FLS_n	LCV_n	NLCD_n	AISD_n	RLOS_n	QRPD_n
6	0000110 Hex 0x06	RUR	GCHIS_n	DMOIS_n	FLSIS_n	LCVIS_n	NLCDIS_n	AISDIS_n	RLOSIS_n	QRPDIS_n
7	0000111 Hex 0x07	RO	Reserved	Reserved	CLOS5_n	CLOS4_n	CLOS3_n	CLOS2_n	CLOS1_n	CLOS0_n
8	0001000 Hex 0x08	R/W	Х	B6S1_n	B5S1_n	B4S1_n	B3S1_n	B2S1_n	B1S1_n	B0S1_n

# **XRT83L34**

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

**XPEXAR** 

REV. P1.2.3

	Address	Reg. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0	
9	0001001 Hex 0x09	R/W	Х	B6S2_n	B5S2_n	B4S2_n	B3S2_n	B2S2_n	B1S2_n	B0S2_n	
10	0001010 Hex 0x0A	R/W	Х	B6S3_n	B5S3_n	B4S3_n	B3S3_n	B2S3_n	B1S3_n	B0S3_n	
11	0001011 Hex 0x0B	R/W	Х	B6S4_n	B5S4_n	B4S4_n	B3S4_n	B2S4_n	B1S4_n	B0S4_n	
12	0001100 Hex 0x0C	R/W	Х	B6S5_n	B5S5_n	B4S5_n	B3S5_n	B2S5_n	B1S5_n	B0S5_n	
13	0001101 Hex 0x0D	R/W	Х	B6S6_n	B5S6_n	B4S6_n	B3S6_n	B2S6_n	B1S6_n	B0S6_n	
14	0001110 Hex 0x0E	R/W	Х	B6S7_n	B5S7_n	B4S7_n	B3S7_n	B2S7_n	B1S7_n	B0S7_n	
15	0001111 Hex 0x0F	R/W	Х	B6S8_n	B5S8_n	B4S8_n	B3S8_n	B2S8_n	B1S8_n	B0S8_n	
			Reset 0	Reset 0	Reset 0	Reset 0	Reset 0	Reset 0	Reset 0	Reset 0	
16-31	001xxxx Hex 0x10- 0x1F	R/W	Channel 1 Cont	I rol Registers (se	Lee Registers 0-1	5 for description)	ł		Į	<b>I</b>	
32-47	010xxxx Hex 0x20- ox2F	R/W	Channel 2 Cont	nnel 2 Control Registers (see Registers 0-15 for description)							
48-63	011xxxx Hex 0x30- 0x3F	R/W	Channel 3 Cont	rol Registers (s	ee Registers 0-1	5 for description)					
_											
Command	d Control Glo	bal Regis	sters								
Commanc 64	1000000 Hex 0x40	R/W	SR/DR	ATAOS	RCLKE	TCLKE	DATAP	Reserved	GIE	SRESET	
	1000000	-	ł	ATAOS CLKSEL2	RCLKE CLKSEL1	TCLKE CLKSEL0	DATAP MCLKRATE	Reserved RXMUTE	GIE	SRESET	
64	1000000 Hex 0x40 1000001	R/W	SR/DR								
64 65	1000000 Hex 0x40 1000001 Hex 0x41 1000010	R/W R/W	SR/DR Reserved	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	RXMUTE	EXLOS	ICT	
64 65 66	1000000           Hex 0x40           1000001           Hex 0x41           1000010           Hex 0x42           1000110           Hex 0x43	R/W R/W R/W	SR/DR Reserved GUAGE1	CLKSEL2 GUAGE0	CLKSEL1 TXONCNTL	CLKSEL0 TERCNTL	MCLKRATE SL_1	RXMUTE SL_0	EXLOS EQG_1	ICT EQG_0	
64 65 66 67	1000000           Hex 0x40           1000001           Hex 0x41           1000010           Hex 0x42           1000110           Hex 0x43	R/W R/W R/W	SR/DR Reserved GUAGE1	CLKSEL2 GUAGE0	CLKSEL1 TXONCNTL	CLKSEL0 TERCNTL	MCLKRATE SL_1	RXMUTE SL_0	EXLOS EQG_1	ICT EQG_0	
64 65 66 67 Fest Regis	1000000           Hex 0x40           1000001           Hex 0x41           1000010           Hex 0x42           1000110           Hex 0x43           sters           1000100	R/W R/W R/W	SR/DR Reserved GUAGE1 Reserved	CLKSEL2 GUAGE0	CLKSEL1 TXONCNTL	CLKSEL0 TERCNTL	MCLKRATE SL_1	RXMUTE SL_0	EXLOS EQG_1	ICT EQG_0	
64 65 66 67 Test Regis	1000000 Hex 0x40           1000001 Hex 0x41           1000010 Hex 0x42           1000110 Hex 0x43           sters           1000100 Hex 0x44           1000100 Hex 0x44	R/W R/W R/W R/W	SR/DR Reserved GUAGE1 Reserved Test byte 0	CLKSEL2 GUAGE0	CLKSEL1 TXONCNTL	CLKSEL0 TERCNTL	MCLKRATE SL_1	RXMUTE SL_0	EXLOS EQG_1	ICT EQG_0	
64 65 66 67 <b>Fest Regis</b> 68 69	1000000 Hex 0x40           1000001 Hex 0x41           1000010 Hex 0x42           1000110 Hex 0x43           sters           1000100 Hex 0x44           1000101 Hex 0x44           1000101 Hex 0x45           1000110	R/W R/W R/W R/W R/W	SR/DR Reserved GUAGE1 Reserved Test byte 0 Test byte 1	CLKSEL2 GUAGE0	CLKSEL1 TXONCNTL	CLKSEL0 TERCNTL	MCLKRATE SL_1	RXMUTE SL_0	EXLOS EQG_1	ICT EQG_0	
64 65 66 67 <b>Test Regis</b> 68 69 70	1000000 Hex 0x40           1000001 Hex 0x41           1000010 Hex 0x42           1000110 Hex 0x43           sters           1000100 Hex 0x44           1000101 Hex 0x44           1000101 Hex 0x45           1000110 Hex 0x45           1000110 Hex 0x46           1000111	R/W R/W R/W R/W R/W	SR/DR Reserved GUAGE1 Reserved Test byte 0 Test byte 1 Test byte 2	CLKSEL2 GUAGE0	CLKSEL1 TXONCNTL	CLKSEL0 TERCNTL	MCLKRATE SL_1	RXMUTE SL_0	EXLOS EQG_1	ICT EQG_0	
64 65 66 67 <b>Fest Regis</b> 68 69 70 71	1000000 Hex 0x40           1000001 Hex 0x41           1000010 Hex 0x42           1000110 Hex 0x43           sters           1000100 Hex 0x44           1000101 Hex 0x44           1000101 Hex 0x445           1000110 Hex 0x446           1000111 Hex 0x46           1000111 Hex 0x47           1001000	R/W R/W R/W R/W R/W R/W	SR/DR Reserved GUAGE1 Reserved Test byte 0 Test byte 1 Test byte 2 Test byte 3	CLKSEL2 GUAGE0	CLKSEL1 TXONCNTL	CLKSEL0 TERCNTL	MCLKRATE SL_1	RXMUTE SL_0	EXLOS EQG_1	ICT EQG_0	

## TABLE 17: MICROPROCESSOR REGISTER BIT MAP

**XPEXAR** XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

# TABLE 17: MICROPROCESSOR REGISTER BIT MAP

Reg. #	Address	Reg. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0	
75	1001011 Hex 0x4B	R/W	Test byte 7								
Unused Re	Inused Registers										
76	1001100 Hex 0x4C										
125	1111101 Hex 0x7D										
ID Registe	rs										
126	1111110 Hex 0x7E		DEVICE ID								
127	1111111 Hex 0x7F		DEVICE "Revis	ion ID"							

## TABLE 18: MICROPROCESSOR REGISTER 0 BIT DESCRIPTION

Register Address 0000000 0010000 0100000 0110000	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3	Function	Register Type	Reset Value
Віт #	NAME			
D7	Reserved		R/W	0
D6	Reserved		R/W	0
D5	Reserved		R/W	0
D4	EQC4_n	<b>Equalizer Control bit 4:</b> This bit together with EQC3-0 are used for controlling transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also T1 or E1 Mode of operation. See Table 4 for description of Equalizer Control bits.	R/W	0
D3	EQC3_n	Equalizer Control bit 3: See bit D4 description for function of this bit	R/W	0
D2	EQC2_n	Equalizer Control bit 2: See bit D4 description for function of this bit	R/W	0
D1	EQC1_n	Equalizer Control bit 1: See bit D4 description for function of this bit	R/W	0
D0	EQC0_n	Equalizer Control bit 0: See bit D4 description for function of this bit	R/W	0



REGISTER ADDRESS 0000001 0010001 0100001 0110001 BIT #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	-			Register Type	Reset Value			
D7	RXTSEL_n	select betwe	en the interi	Select: In Hos nal and exterr g to the follow	nal line termin		R/W	0	
			RXTSEL RX Termination						
		1 Internal							
D6	TXTSEL_n	Transmit Te select betwe for the trans	en the interi	bit is used to ation modes	R/W	0			
			TXTSEL TX Termination						
			0	Ext	ternal				
			1	Int	ernal				
D5	TERSEL1_n	Termination In the Host I SEL="1" and	Mode and in RXTSEL="	e Select bit 1 e Select bit 0 the internal to 1") TERSEL1 edance accord	: ermination me -0 control the	transmit and	R/W	0	
		Γ	TERSEL1	TERSEL0	Terminatio	on			
			0	0	100Ω				
			0	1	110Ω				
			1	0	75Ω				
			1	1	120Ω				
		receiver is re combination RXRES1-0 t In the interna	n the internal termination mode the receiver termination of each eceiver is realized completely by internal resistors or by the combination of internal and one fixed resistor (see description for RXRES1-0 bits). In the internal termination mode the transmitter output should be AC coupled to the transformer.						
D4	TERSEL0_n			e Select bit 0			R/W	0	

## TABLE 19: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3

D3	JASEL1_n	bits are used	to select the channel indep	FIFO depth a	EL1, JASEL0 and FIFOS and place the jitter attenu he transmit or receive		0	
		JASEL1_n bit D3	JASEL0_n bit D2	FIFOS_n bit D0	JA Path			
		0	0	0	JA Disabled			
		0	0	1	JA Disabled			
		0	1	0	Transmit - 32bit FIFO			
		0	1	1	Transmit - 64bit FIFO			
		1	0	0	Receive - 32bit FIFO			
		1	0	1	Receive - 64bit FIFO			
		1	1	0	Receive - 32bit FIFO			
		1	1	1	Receive - 64bit FIFO			
D2	JASEL0_n	Jitter Attenut		it 0: See des	scription of bit 3 for the	R/W	0	
D1	JABW_n	"1" to select a mode. The FI this bit to "0" t E1 mode. In T	<b>itter Attenuator Bandwidth Select:</b> In E1 mode, set this bit to 1" to select a 1.5Hz Bandwidth for the Jitter Attenuator In E1 node. The FIFO length will be automatically set to 64 bits. Set his bit to "0" to select 10Hz Bandwidth for the Jitter Attenuator in 1 mode. In T1 mode the Jitter Attenuator Bandwidth is perma- tently set to 3Hz, and the state of this bit has no effect on the Bandwidth.					
D0	FIFOS_n	FIFO Size Se this bit.	elect: See des	scription of b	it D3 for the function of	R/W	0	

#### TABLE 19: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION



REV. P1.		-	-	
	2	REV. P1		

REGISTER ADDRESS 0000010 0010010 0100010 0110010 BIT #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME				Register Type	Reset Value			
D7	INVQRSS_n	this	rt QRSS Pati bit inverts the ing a "0" senc	' to	R/W	0			
D6	TXTEST2_n	TXT	esmit Test Pa EST0 are use brding to the fe	and	R/W	0			
			TXTEST2						
			0						
			1	0	0	TDQRSS			
			1						
			1	1	0	TLUC			
			1	1	1	TLDC			
		tion, eratii syst (PRI QRS <b>TAO</b> trans num <b>TLU</b> tion mitte igno Bacl orde whe <b>TLD</b> cond	RSS (Transm when activate on and detect em QRSS parts and detect em QRSS parts and a second s						
D5	TXTEST1_n		of this bit.	ttern bit 1: Se	ee description	of bit 6 for the fu	inc-	R/W	0
D4	TXTEST0_n		of this bit.	ttern bit 0: Se	ee description	of bit 6 for the fu	unc-	R/W	0

#### TABLE 20: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION

XRT83L34 **EXAR** QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.3 PRELIMINARY* 

D3	TXON_n	Trans the ti	smitter Of smit Sectio ransmitter. will be tri-s	f ut-	0			
D2	LOOP2_n	LOO		ntrol the Loo	•	ether with the LOOP1 an odes of the chip according		/ 0
			LOOP2	LOOP1	LOOP0	Loop-Back Mode		
			0	Х	Х	No Loop-Back		
			1	0	0	Dual Loop-Back		
			1	0	1	Analog Loop-Back		
			1	1	0	Remote Loop-Back		
			1	1	1	Digital Loop-Back		
D1	LOOP1_n	-	<b>p-Back co</b> of this bit.	c- R/W	/ 0			
D0	LOOP0_n		<b>p-Back cor</b> of this bit.	ntrol bit 0:	See descrij	otion of bit D2 for the fund	c- R/W	/ 0

## TABLE 20: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION



REGISTER ADDRESS 0000011

0010011

0100011

 TABLE 21: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION

 CHANNEL\_0 CHANNEL\_1 CHANNEL\_2 CHANNEL\_3
 REGISTER TYPE
 RESET VALUE

 NAME
 Network Loop Code Detection Enable bit 1: NI CDE0. n
 R/W
 0 R/W
 0 0

0100011 0110011	CHANNEL_2 CHANNEL_3		•	UNCTION	Түре	VALUE
Віт #	NAME					
D7 D6	NLCDE1_n NLCDE0_n	Network Loop This bit together	Code Detect	ion Enable bit 1: ion Enable bit 0: 0_n, Control the Loop-Code detec- g to the following table:	R/W R/W	0 0
		NLCDE1				
		0	0	Disable Loop-Code Detection		
		0	1	Detect Loop-Up Code in Receive Data		
		1	0	Detect Loop-Down Code in Receive Data		
		1	1	Automatic Loop-Code Detection		
		NLCDE0="0", th receive data for When the present more than 5 sec if the NLCD inter has the option to Setting the NLC matic Loop-Cod mode. As this m bit is reset to "0" receive data for detected for long Remote Loop-Ba gramed to monit NLCD bit stays s Up code. The re chip receives the the Automatic Lo	e chip is mar the Loop-Up nce of the "00 onds, the sta rrupt is enable o control the L DE1="1" and e detection al ode is initiate d and the chip the Loop-Up ger than 5 sec ack is activate or the receive set even after mote Loop-Down pop-Code det	DE0="1", or NLCDE1="1" and nually programed to monitor the or Loop-Down code respectively. 001" or "001" pattern is detected for tus of the NLCD bit is set to "1" and ed an interrupt is initiated. The Host Loop-Back function manually. NLCDE0="1" enables the Auto- nd Remote-Loop-Back activation d, the state of the NLCD interface is programmed to monitor the Code. If the "00001" pattern is conds, the NLCD bit is set to "1", ed and the chip is automatically pro- a data for the Loop-Down code. The the chip stops receiving the Loop- ack condition is removed when the code for more than 5 seconds or if rection mode is terminated.		
D5	CODES_n	decoding for cha	his bit selects annel number	<b>B SELECT:</b> Is HDB3 or B8ZS encoding and In. Writing a "1" selects an AMI cod- itive when single-rail mode is	R/W	0

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3

D4	RXRES1-n	along	ive Extern with the R ive fixed re		R/W	0		
			RXRES1	RXRES0	Required Fixed External RX Resistor			
			0	0	No External Fixed Resistor			
			0	1	60Ω			
			1	0	52.5Ω			
			1	1	37.5Ω			
D3	RXRES0_n		ive Extern lescription	is bit	R/W	0		
D2	INSBPV_n	"1", a of the inser in sin edge <b>Note</b>	t Bipolar V bipolar vio selected of ted either in gle-rail mod of the resp to ensure ritten in this	eam ating sing	R/W	0		
D1	INSBER_n	tions QRS this b <b>Note</b>	<b>Insert Bit Error:</b> With TDQRSS enabled, when this bit transi- tions from "0" to "1", a bit error will be inserted in the transmitted QRSS pattern of the selected channel number n. The state of this bit is sampled on the rising edge of the respective TCLKn. <b>Note:</b> To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".					0
D0	TRATIO_n	settin trans ratio trans	sformer Ra Ig this pin "I mitter. A "La to 1: 2.45. I former ratio to effect.	ne ner tter	R/W	0		

## TABLE 21: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION



REGISTER ADDRESS 0000100 0010100 0100100 0110100 Bit #	CHANNEL_0 Channel_1 Channel_2 Channel_3 Name	FUNCTION	Register Type	Reset Value
D7	GCHIE_n	<b>Global Channel Interrupt Enable:</b> Writing a "0" into this bit, glo- bally masks all the interrupt requests for the selected channel. Writing a "1" into this bit removes the global mask and returns the interrupt control function to the respective Interrupt mask reg- ister.	R/W	0
D6	DMOIE_n	<b>DMO Interrupt Enable:</b> Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it.	R/W	0
D5	FLSIE_n	<b>FIFO Limit Status Interrupt Enable:</b> Writing a "1" to this bit enables interrupt generation when the FIFO limit is within to 3 bits, writing a "0" to masks it.	R/W	0
D4	LCVIE_n	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it.	R/W	0
D3	NLCDIE_n	<b>Network Loop-Code Detection Interrupt Enable:</b> Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it.	R/W	0
D2	AISDIE_n	<b>AIS Detection Interrupt Enable:</b> Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it.	R/W	0
D1	RLOSIE_n	<b>Receive Loss of Signal Interrupt Enable:</b> Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it.	R/W	0
D0	QRPDIE_n	<b>QRSS Pattern Detection Interrupt Enable:</b> Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.	R/W	0

## TABLE 22: MICROPROCESSOR REGISTER 4 BIT DESCRIPTION

XRT83L34 **EXAR** QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.3* **PRELIMINARY** 

REGISTER ADDRESS 0000101 0010101 0100101 0110101 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	Register Type	Reset Value
D7	GCHI_n	<b>Global Channel Interrupt:</b> This bit is set to "1" to indicate that an interrupt has been gener- ated by this channel.	RO	0
D6	DMO_n	<b>Driver Monitor Output:</b> This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO for the corresponding channel. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D5	FLS_n	<b>FiFo Limit Status:</b> This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D4	LCV_n	Line Code Violation: This bit is set to a "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0

**XRT83L34** 

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

**XPEXAR** 

REV. P1.2.3

<b>D</b> 2		Naturally Lean Code Detection:		0
D3	NLCD_n	Network Loop-Code Detection: This bit operates differently in the Manual or the Automatic Net- work Loop-Code detection modes. In the Manual Loop-Code detection mode (NLCDE1 ="0" and NLCDE0 ="1", or NLCDE1 ="1" and NLCDE0 ="0") this bit gets set to "1" as soon as the Loop-Up ("00001") or Loop-Down ("001") code is detected in the receive data for longer than 5 sec- onds. The NLCD bit stays in the "1" state for as long as the chip detects the presence of the Loop-Code in the receive data and it is reset to "0" as soon as it stops receiving it. In this mode if the NLCD interrupt is enabled the chip will initiate an interrupt on every transition of the NLCD. When the Automatic Loop-Code detection mode (NLCDE1 ="1" and NLCDE0 ="1") is initiated, the state of the NLCD inter- face bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop-Down Code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condi- tion is in effect even if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data. Detecting the "001" pattern also results in resetting the NLCD interface bit and initiating an interrupt provided the NLCD inter- rupt enable bit it active. When programmed in the Automatic detection mode, the NLCD interface bit stays "High" for the entire time the Remote Loop-Back is active and initiates an interrupt anytime the status of the NLCD bit changes. In this mode the host can monitor the state of the NLCD bit to determine if the Remote Loop-Back is activated.	RO	0
D2	AISD_n	Alarm Indication Signal Detect: This bit is set to a "1" to indi- cate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector of channel n. If the AISDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D1	RLOS_n	<b>Receive Loss of Signal:</b> This bit is set to a "1" to indicate that the receive input signal is lost. The value of this bit is based on the current status of the receive input signal of channel n. If the RLOSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D0	QRPD_n	<b>Quasi-random Pattern Detection:</b> This bit is set to a "1" to indicate the receiver is currently in synchronization with QRSS pattern. The value of this bit is based on the current status of Quasirandom pattern detector of channel n. If the QRPDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0

TABLE 23: MICROPROCESSOR REGISTER 5 BIT DESCRIPTION

XRT83L34 **EXAR** QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.3* **PRELIMINARY** 

REGISTER ADDRESS 0000110 0010110 0100110 0110110	CHANNEL_0 Channel_1 Channel_2 Channel_3	FUNCTION	Register Type	Reset Value
Віт #	NAME			
D7	GCHIS_n	<b>Global Channel Interrupt Status:</b> This bit is set to a "1" every time the status of GCHI for this channel has changed since last read. <i>Note:</i> This bit is reset upon read.	RUR	0
D6	DMOIS_n	<b>Driver Monitor Output Interrupt Status:</b> This bit is set to a "1" every time when DMO status has changed since last read. <b>NOTE:</b> This bit is reset upon read.	RUR	0
D5	FLSIS_n	<b>FIFO Limit Interrupt Status:</b> This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read. <i>Note:</i> This bit is reset upon read.	RUR	0
D4	LCVIS_n	Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read. This bit is reset upon read.	RUR	0
D3	NLCDIS_n	<b>Network Loop-Code Detection Interrupt Status:</b> This bit is set to a "1" every time when NLCD status has changed since last read. <b>Note:</b> This bit is reset upon read.	RUR	0
D2	AISDIS_n	AIS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read. Note: This bit is reset upon read.	RUR	0
D1	RLOSIS_n	<b>Receive Loss of Signal Interrupt Status:</b> This bit is set to a "1" every time RLOS status has changed since last read. <b>NOTE:</b> This bit is reset upon read.	RUR	0
D0	QRPDIS_n	<b>Quasi-Random Pattern Detection Interrupt Status:</b> This bit is set to a "1" every time when QRPD status has changed since last read. <b>NOTE:</b> This bit is reset upon read.	RUR	0



Register Address 0000111 0010111 0100111 0110111	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3	FUNCTION	Register Type	Reset Value
Віт #	NAME			
D7	Reserved		RO	0
D6	Reserved		RO	0
D5	CLOS5_n	<b>Cable Loss bit 5:</b> CLOS5_n -thru-CLOS0_n are the six bits receiver for selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB).	RO	0
D4	CLOS4_n	Cable Loss bit 4: See description of D5 for function of this bit.	RO	0
D3	CLOS3_n	Cable Loss bit 3: See description of D5 for function of this bit.	RO	0
D2	CLOS2_n	Cable Loss bit 2: See description of D5 for function of this bit.	RO	0
D1	CLOS1_n	Cable Loss bit 1: See description of D5 for function of this bit.	RO	0
D0	CLOS0_n	Cable Loss bit 0: See description of D5 for function of this bit.	RO	0

#### TABLE 25: MICROPROCESSOR REGISTER 7 BIT DESCRIPTION

#### TABLE 26: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION

REGISTER ADDRESS 0001000 0011000 0101000 0111000 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	FUNCTION	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S1_n - B0S1_n	<b>Transmit Pulse Sample Number 1:</b> This seven bit unsigned binary number represents the magnitude of the first of eight transmit samples in the given transmit period. B6S1 represents the Most Significant bit (MSB) and B0S1 represents the Least Significant Bit (LSB).	R/W	0

REGISTER ADDRESS 0001001 0011001 0101001 0111001 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S2_n - B0S2_n	<b>Transmit Pulse Sample Number 2:</b> This seven bit unsigned binary number represents the magnitude of the second of eight transmit samples in the given transmit period. B6S2 represents the Most Significant bit (MSB) and B0S2 represents the Least Significant Bit (LSB).	R/W	0

## TABLE 28: MICROPROCESSOR REGISTER 10 BIT DESCRIPTION

REGISTER ADDRESS 0001010 0011010 0101010 0111010 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S3_n - B0S3_n	<b>Transmit Pulse Sample Number 3:</b> This seven bit unsigned binary number represents the magnitude of the third of eight transmit samples in the given transmit period. B6S3 represents the Most Significant bit (MSB) and B0S3 represents the Least Significant Bit (LSB).	R/W	0

## TABLE 29: MICROPROCESSOR REGISTER 11 BIT DESCRIPTION

REGISTER ADDRESS 0001011 0011011 0101011 0111011 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S4_n - B0S4_n	<b>Transmit Pulse Sample Number 4:</b> This seven bit unsigned binary number represents the magnitude of the fourth of eight transmit samples in the given transmit period. B6S4 represents the Most Significant bit (MSB) and B0S4 represents the Least Significant Bit (LSB).	R/W	0



REGISTER ADDRESS 0001100 0011100 0101100 0111100	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3	Function	Register Type	Reset Value
Віт #	NAME			
D7	Reserved		R/W	0
D6-D0	B6S5_n - B0S5_n	<b>Transmit Pulse Sample Number 5:</b> This seven bit unsigned binary number represents the magnitude of the fifth of eight transmit samples in the given transmit period. B6S5 represents the Most Significant bit (MSB) and B0S5 represents the Least Significant Bit (LSB).	R/W	0

## TABLE 30: MICROPROCESSOR REGISTER 12 BIT DESCRIPTION

## TABLE 31: MICROPROCESSOR REGISTER 13 BIT DESCRIPTION

REGISTER ADDRESS 0001101 0011101 0101101 0111101 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S6_n - B0S6_n	<b>Transmit Pulse Sample Number 6:</b> This seven bit unsigned binary number represents the magnitude of the sixth of eight transmit samples in the given transmit period. B6S6 represents the Most Significant bit (MSB) and B0S6 represents the Least Significant Bit (LSB).	R/W	0

#### TABLE 32: MICROPROCESSOR REGISTER 14 BIT DESCRIPTION

REGISTER ADDRESS 0001110 0011110 0101110 0111110 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	FUNCTION		Reset Value
D7	Reserved		R/W	0
D6-D0	B6S7_n - B0S7_n	<b>Transmit Pulse Sample Number 7:</b> This seven bit unsigned binary number represents the magnitude of the seventh of eight transmit samples in the given transmit period. B6S7 represents the Most Significant bit (MSB) and B0S7 represents the Least Significant Bit (LSB).	R/W	0

REGISTER ADDRESS 0001111 0011111 0101111 0111111 Bit #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S8_n - B0S8_n	<b>Transmit Pulse Sample Number 8:</b> This seven bit unsigned binary number represents the magnitude of the last of eight transmit samples in the given transmit period. B6S8 represents the Most Significant bit (MSB) and B0S8 represents the Least Significant Bit (LSB).	R/W	0



REGISTER ADDRESS 1000000	NAME	FUNCTION	Register Type	Reset Value
Віт #				
D7	SR/DR	Single-rail/Dual-rail Select: Writing a "1" to this bit configures all 4 channels in the XRT83L34 to operate in the Single-rail mode. Writing a "0" configures the XRT83L34 to operate in Dual-rail mode.	R/W	0
D6	ATAOS	Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All Ones data to the line for the channel that detects an RLOS condition. Writing a "0" disables this feature.	R/W	0
D5	RCLKE	<b>Receive Clock Edge:</b> Writing a "1" to this bit selects receive output data of all channels to be updated on the negative edge of RCLK. Writing a "0" selects data to be updated on the positive edge of RCLK.	R/W	0
D4	TCLKE	<b>Transmit Clock Edge:</b> Writing a <b>"0"</b> to this bit selects transmit data at TPOS/TDATA and TNEG of all channels to be sampled on the falling edge of TCLK. Writing a <b>"1"</b> selects the rising edge of the TCLK for sampling.	R/W	0
D3	DATAP	<b>DATA Polarity:</b> Writing a " <b>0</b> " to this bit selects transmit input and receive output data of all channels to be active "High". Writing a " <b>1</b> " selects an active "Low" state.	R/W	0
D2	Reserved		R/W	0
D1	GIE	<b>Global Interrupt Enable:</b> Writing a <b>"1</b> " to this bit globally enables interrupt generation for all channels. Writing a <b>"0</b> " disables interrupt generation.	R/W	0
D0	SRESET	<b>Software Reset µP Registers:</b> Writing a "1" to this bit longer than $10\mu$ s resets all register bits in the microprocessor registers to "0". The reset must be removed by writing a "0" in this bit location in order to initiate a "Write" operation through the parallel Interface. Upon power-up, the content of each register bit is also reset to "0".	R/W	0

## TABLE 34: MICROPROCESSOR REGISTER 64 BIT DESCRIPTION

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3

REGISTER ADDRESS 1000001	NAME				FUNCTIO	DN			REGISTER TYPE	Reset Value	
Віт #											
D7	Reserved								R/W	0	
D6	CLKSEL2	Host Mod quency sy	<b>Clock Select Inputs for Master Clock Synthesizer bit 2</b> : In <b>Host</b> Mode CLKSEL2-0 are input signals to a programmable fre- quency synthesizer that can be used to generate a master clock from an external accurate clock source according to the following table;								
		MCLKE1 kHz	MCLKT1 kHz	CLKSEL2	CLKSEL1	CLKSELO	MCLKRATE	CLKOUT kHz			
		2048	2048	0	0	0	0	2048			
		2048	2048	0	0	0	1	1544			
		2048	1544	0	0	0	0	2048			
		1544	1544	0	0	1	1	1544			
		1544	1544	0	0	1	0	2048			
		2048	1544	0	0	1	1	1544			
		8	х	0	1	0	0	2048			
		8	х	0	1	0	1	1544			
		16	х	0	1	1	0	2048			
		16	х	0	1	1	1	1544			
		56	х	1	0	0	0	2048			
		56	х	1	0	0	1	1544			
		64	х	1	0	1	0	2048			
		64	х	1	0	1	1	1544			
		128	х	1	1	0	0	2048			
		128	х	1	1	0	1	1544			
		256	Х	1	1	1	0	2048			
		256	х	1	1	1	1	1544			
			equency				e ignored orrespondi				
D5	CLKSEL1		Clock Select inputs for Master Clock Synthesizer bit1: See         R/W         0           Iescription of bit D6 for function of this bit.         R/W         0								
D4	CLKSEL0	Clock Se descriptic					thesizer k	oit0: See	R/W	0	

## TABLE 35: MICROPROCESSOR REGISTER 65 BIT DESCRIPTION

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

**XPEXAR** 

REV. P1.2.3

D3	MCLKRATE	<b>Master clock Rate Select:</b> The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "1", and the T1/J1 clock when MCLKRATE = "0".	R/W	0
D2	RXMUTE	<b>Receive Output Mute:</b> Writing a "1" to this bit, mutes receive outputs at RPOS/RDATA and RNEG/LCV pins to a "0" state for any channel that detects an RLOS condition. <i>Note:</i> RCLK is not muted.	R/W	0
D1	EXLOS	<b>Extended LOS:</b> Writing a "1" to this bit extends the number of zeros at the receive input of each channel before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1).	R/W	0
D0	ICT	<b>In-Circuit-Testing:</b> Writing a "1" to this bit configures all the output pins of the chip in "High" impedance mode for In-Circuit-Testing. Setting ICT bit to "1" is equivalent to connecting the Hardware ICT pin to ground.	R/W	0

# TABLE 35: MICROPROCESSOR REGISTER 65 BIT DESCRIPTION

Register Address 1000010	NAME			FUNCT	ON		REGISTER TYPE	Reset Value
Віт #								
D7	GUAGE1	This b	Gauge Select it along with b in the table b	R/W	0			
			GAUGE1	GAUGE0	Wire Size			
			0	0	22 and 24 Gauge			
			0	1	22 Gauge			
			1	0	24 Gauge			
			1	1	26 Gauge			
D6	GUAGE0	Wire ( See bi	Gauge Select it D7.	or Bit 0			R/W	0
D5	TXONCNTL	In <b>Ho</b> Transr	mit On Contr st mode, setti nit On/Off fun This provide ation.	l pins.		0		
D4	TERCNTL	In <b>Hos</b> RXTS	nation Contro st mode, setti EL to the RXT <i>This provide</i> ation.			0		

## TABLE 36: MICROPROCESSOR REGISTER 66 BIT DESCRIPTION

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

**XPEXAR** 

PRELIMINARY

**XRT83L34** 

REV. P1.2.3

D3	SL_1		Slicer Level Control bit 1: This bit and bit D2 control the slic- ing level for the slicer per the following table.					
		SL_1	SL_0	Slicer Mode				
		0	0	Normal				
		0	1	Decrease by 5% from Nor	mal			
		1	0	Increase by 5% from Norn	nal			
		1	1	Normal				
D2	SL_0	Slicer Level	Control bit 0	: See description bit D3.	R/W	0		
D1	EQG_1			<b>it 1:</b> This bit together with bit I alizer as shown in the table be		0		
		EQG	1 EQG	_0 Equalizer Gain				
		0	0	Normal				
		0	1	Reduce Gain by 1 dB				
		1	0	Reduce Gain by 3 dB				
		1	1	Normal				
D0	EQG_0	Equalizer Ga	Equalizer Gain Control bit 0: See description of bit D0       R/W       0					

## TABLE 36: MICROPROCESSOR REGISTER 66 BIT DESCRIPTION

# **ELECTRICAL CHARACTERISTICS**

# TABLE 37: ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Operating Temperature40°C to +85°C
Supply Voltage0.5V to +3.8V
Vin0.5 to +5.5V

# TABLE 38: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS(

VDD=3.3V $\pm$ 5%, T <sub>A</sub> =25°C, UNLESS OTHERWISE SPECIFIED)									
PARAMETER	SYMBOL	Min	ΤΥΡ	ΜΑΧ	UNITS				
Power Supply Voltage	VDD	3.13	3.3	3.46	V				
Input High Voltage	V <sub>IH</sub>	2.0	-	5.0	V				
Input Low Voltage	V <sub>IL</sub>	-0.5	-	0.8	V				
Output High Voltage @ IOH=-2.0mA	V <sub>OH</sub>	2.4	-	-	V				
Output Low Voltage @IOL=-2.0mA	V <sub>OL</sub>	-	-	0.4	V				
Input Leakage Current (except Input pins with Pull-up or Pull-down resistor).	ΙL	-	-	±10	mA				
Input Capacitance	Cl	-	5.0	-	pF				
Output Load Capacitance	CL	-	-	25	pF				

# TABLE 39: XRT83L34 POWER CONSUMPTION

# (Vdd= $3.3V\pm5\%$ , T<sub>A</sub>= $25^{\circ}$ C unless otherwise specified)

Mode	SUPPLY		TERMINATION	TRANSFO	RMER RATIO	Түр	Мах	UNIT	TEST
WODE	VOLTAGE	IMPEDANCE	RESISTOR	RECEIVER	TRANSMITTER	ITF	IVIAA	UNIT	CONDITIONS
E1	3.3V	75Ω	6.2Ω	2:1	1:2.42	510 740		mW mW	50% "1's" 100% "1's"
E1	3.3V	75Ω	9.1Ω	2:1	1:2	500 625		mW mW	50% "1's" 100% "1's"
E1	3.3V	120Ω	6.2Ω	2:1	1:2.42	455 480		mW mW	50% "1's" 100% "1's"
E1	3.3V	120Ω	9.1Ω	2:1	1:2	420 440		mW mW	50% "1's" 100% "1's"
T1	3.3V	100Ω	3Ω	2:1	1:2.42	720 1050		mW mW	50% "1's" 100% "1's"
T1	3.3V	100Ω	3Ω	2:1	1:2	820 1150		mW mW	50% "1's" 100% "1's"
	3.3V					230		mW	All transmitters off

(VDD=3.3V $\pm$ 5%, T <sub>A</sub> =-40° to 85°C, unless otherwise specified)									
PARAMETER	Min	Түр	MAX	Unit	TEST CONDITIONS				
Receiver loss of signal:					Cable attenuation @1024KHz				
Number of consecutive zeros before RLOS is set		32			ITU-G.775, ETSI 300 233				
Input signal level at RLOS	15	20		dB					
RLOS De-asserted	12.5			% ones					
Receiver Sensitivity (Short Haul with cable loss)	0		11	dB	With nominal pulse amplitude of $3.0V$ for 120W and 2.37V for 75 $\Omega$ application. With -18dB interference signal added.				
Receiver Sensitivity (Long Haul with cable loss)	0		43	dB	With nominal pulse amplitude of $3.0V$ for $120\Omega$ and $2.37V$ for $75\Omega$ application. With -18dB interference signal added.				
Input Impedance		13		kΩ					
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	>64 0.4			Ulpp Ulpp	ITU G.823				
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	20	0.5	kHz dB	ITU G.736				
Jitter Attenuator Corner Fre- quency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	-	Hz Hz	ITU G.736				
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	14 20 16	-	-	dB dB dB	ITU-G.703				

# TABLE 40: E1 RECEIVER ELECTRICAL CHARACTERISTICS

((VDD=3.3V $\pm$ 5%, T <sub>A</sub> = -40° to 85°C, unless otherwise specified)						
PARAMETER	Min	Түр	Мах	Unit	TEST CONDITIONS	
Receiver loss of signal:						
Number of consecutive zeros before RLOS is set	160	175	190		Cable attenuation @772KHz	
Input signal level at RLOS	15	20	-	dB		
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233	
Receiver Sensitivity (Short Haul with cable loss)	11	15		dB	With nominal pulse amplitude of 3.0V for $100\Omega$ termination	
<b>Receiver Sensitivity</b> (Long Haul with cable loss) Normal Extended	0 0	-	36 45	dB dB	With nominal pulse amplitude of 3.0V for 100 $\Omega$ termination	
Input Impedance		13	-	kΩ		
<b>Jitter Tolerance:</b> 1Hz 10kHz - 100kHz	138 0.4	-	-	Ulpp	AT&T Pub 62411	
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	9.8	- 0.1	kHz dB	TR-TSY-000499	
Jitter Attenuator Corner Frequency (-3dB curve)	-	3		Hz	AT&T Pub 62411	
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	20 25 25	- - -	dB dB dB		

# TABLE 41: T1 RECEIVER ELECTRICAL CHARACTERISTICS

## TABLE 42: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS			
TREQUENCI	G.703/CH-PTT	ETS 300166		
51-102kHz	8dB	6dB		
102-2048kHz	14dB	8dB		
2048-3072kHz	10dB	8dB		

((VDD=3.3V $\pm$ 5%, T <sub>A</sub> = -40° to 85°C, unless otherwise specified)					
PARAMETER	Min	Түр	Мах	Unit	TEST CONDITIONS
<b>AMI Output Pulse Amplitude:</b> 75 $\Omega$ Application 120 $\Omega$ Application	2.13 2.70	2.37 3.0	2.60 3.30	V V	Transformer with 1:2 ratio and 9.1 $\Omega$ resistor in series with each end of primary.
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703
Jitter Added by the Transmitter Out- put	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
<b>Output Return Loss:</b> 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	8 14 10	- - -	- - -	dB dB dB	ETSI 300 166, CHPTT

# TABLE 43: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

#### TABLE 44: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

((VDD=3.3V $\pm$ 5%, T <sub>A</sub> = -40° to 85°C, unless otherwise specified)						
PARAMETER	ΜιΝ	Түр	Мах	Unit	TEST CONDITIONS	
AMI Output Pulse Amplitude:	2.4	3.0	3.60	V	Transformer with 1:2.45 ratio and mea- sured at DSX-1	
Output Pulse Width	338	350	362	ns	ANSI T1.102	
Output Pulse Width Imbalance	-	-	20	-	ANSI T1.102	
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102	
Jitter Added by the Transmitter Out- put	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.	
<b>Output Return Loss:</b> 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	- - -	15 15 15	- - -	dB dB dB		




FIGURE 14. ITU G.703 PULSE TEMPLATE

TABLE 45: TRANSMIT	PULSE MASK	SPECIFICATION
--------------------	------------	---------------

Test Load Impedance	75 $\Omega$ Resistive (Coax)	$120\Omega$ Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05




FIGURE 15. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)


# TABLE 46: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS


	MINIMUM CURVE	Ν	AXIMUM CURVE
Тіме (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE
-0.77	05V	-0.77	.05V
-0.23	05V	-0.39	.05V
-0.23	0.5V	-0.27	.8V
-0.15	0.95V	-0.27	1.15V
0.0	0.95V	-0.12	1.15V
0.15	0.9V	0.0	1.05V
0.23	0.5V	0.27	1.05V
0.23	-0.45V	0.35	-0.07V
0.46	-0.45V	0.93	0.05V
0.66	-0.2V	1.16	0.05V
0.93	-0.05V		
1.16	-0.05V		


(TA=25°C, VDD=3.3V±5%, UNLESS OTHERWISE SPECIFIED)							
PARAMETER	SYMBOL	MIN	Түр	MAX	Units		
E1 MCLK Clock Frequency		-	2.048	-	MHz		
T1 MCLK Clock Frequency		-	1.544	-	MHz		
MCLK Clock Duty Cycle		40	-	60	%		
MCLK Clock Tolerance		-	±50	-	ppm		
TCLK Duty Cycle	T <sub>CDU</sub>	30	50	70	%		
Transmit Data Setup Time	T <sub>SU</sub>	50	-	-	ns		
Transmit Data Hold Time	T <sub>HO</sub>	30	-	-	ns		
TCLK Rise Time(10%/90%)	T <sub>CLKR</sub>	-	-	40	ns		
TCLK Fall Time(90%/10%)	T <sub>CLKF</sub>	-	-	40	ns		
RCLK Duty Cycle	R <sub>CDU</sub>	45	50	55	%		
Receive Data Setup Time	R <sub>SU</sub>	150	-	-	ns		
Receive Data Hold Time	R <sub>HO</sub>	150	-	-	ns		
RCLK to Data Delay	R <sub>DY</sub>	-	-	40	ns		
RCLK Rise Time(10%/90%) with 25pF Loading.	RCLK <sub>R</sub>	-	-	40	ns		
RCLK Fall Time(90%/10%) with 25pF Loading.	RCLK <sub>F</sub>			40	ns		

# TABLE 47: AC ELECTRICAL CHARACTERISTICS

FIGURE 16. TRANSMIT CLOCK AND INPUT DATA TIMING







# **MICROPROCESSOR INTERFACE I/0 TIMING**

# INTEL INTERFACE TIMING

The signals used for the Intel microprocessor interface are: Address Latch Enable (ALE), Read Enable ( $\overline{\text{RD}}$ ), Write Enable ( $\overline{\text{WR}}$ ), Chip Select ( $\overline{\text{CS}}$ ), Address and Data bits. The microprocessor interface uses minimum external glue logic and is compatible with



the timings of the 8051 or 80C188 with an 8-16 MHz clock frequency, and with the timings of x86 or i960 family or microprocessors. The interface timing shown in Figure 18 and Figure 19 is described in Table 48.





FIGURE 19. INTEL INTERFACE TIMING (WRITE)



# TABLE 48: INTEL INTERFACE TIMING SPECIFICATIONS

Sr.	PARAMETER	SYMBOL	ΜιΝ	ΜΑΧ	Remarks
t <sub>64</sub>	A8 - A0 Setup Time to ALE_AS Low	4			ns
t <sub>65</sub>	A8 - A0 Hold Time from ALE_AS Low.	2			ns
Read Op	eration				
t <sub>66</sub>	RD_DS Pulse Width	260			ns
t <sub>67</sub>	Data Valid from $\overline{RD}_{\overline{DS}}$ Low.	240			ns

**XP EXAR** XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3

PRELIMINARY

Sr.	PARAMETER	SYMBOL	MIN	Мах	Remarks
t <sub>68</sub>	Data Bus Floating from RD_DS High	2			ns
t <sub>69</sub>	ALE to RD Time	4			ns
t <sub>701</sub>	RD Time to "NOT READY" (e.g., RDY_DTCK toggling "Low")			145	ns
t <sub>76</sub>	Minimum Time between Read Burst Access (e.g., the rising edge of $\overline{RD}$ to falling edge of $\overline{RD}$ )	60			ns
Write Op	erations				
t <sub>71</sub>	Data Setup Time to WR_R/W High	160			ns
t <sub>72</sub>	Data Hold Time from $\overline{WR}_R/\overline{W}$ High	0			ns
t <sub>73</sub>	Min Time between Write Burst Access (e.g., the rising edge of WR to the falling edge of WR)	60			ns
t <sub>74</sub>	ALE to WR Time	4			ns
t <sub>770</sub>	$\overline{CS}$ Assertion to falling edge of $\overline{WR}_R/\overline{W}$	20			ns


# TABLE 48: INTEL INTERFACE TIMING SPECIFICATIONS

# **MOTOROLA INTERFACE TIMING**

The signals used in the Motorola microprocessor interface mode are: Address Strobe (AS), Data Strobe  $(\overline{DS})$ , Read/Write Enable  $(R/\overline{W})$ , Chip Select  $(\overline{CS})$ , Address and Data bits. The interface is compatible

with the timing of a Motorola 68000 microprocessor family with up to 16.67 MHz clock frequency. The interface timing is shown in Figure 20, Figure 21 and Figure 22. The I/O specifications are shown in Table 49.









FIGURE 21. MICROPROCESSOR INTERFACE TIMING - MOTOROLA TYPE PROGRAMMED I/O WRITE OPERATION

# FIGURE 22. MICROPROCESSOR INTERFACE TIMING - RESET PULSE WIDTH




Sr.	PARAMETER	SYMBOL	ΜιΝ	Мах	Remarks		
Read Op	lead Operations (see Figure 20)						
t <sub>78</sub>	A3 - A0 Setup Time to falling edge of ALE_AS	5			ns		
t <sub>79</sub>	Rising edge of RD_DS to rising edge of RDY_DTCK delay	0			ns		
t <sub>80</sub>	Rising edge of RDY_DTCK to tri- state of D[7:0]	0			ns		
Write Op	perations (see Figure 21)		1				
t <sub>78</sub>	A3 - A0 Setup Time to falling edge of ALE_AS	5			ns		
t <sub>81</sub>	D[7:0] Setup Time to falling edge of RD_DS	10			ns		
t <sub>82</sub>	Rising edge of RD_DS to rising edge of RDY_DTCK delay	0			ns		
Reset pu	Ilse width - both Motorola and Intel	Operations	(see Figu	re 22)			
t <sub>90</sub>	Reset pulse width	30			ns		

# TABLE 49: MOTOROLA INTERFACE TIMING SPECIFICATION

# ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83L34IV	128 Pin TQFP(14x20x1.4mm)	-40°C to +85°C

# PACKAGE DIMENSIONS - 14X20 MM, 128 PIN PACKAGE



# **X** EXAR

XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.3

## REVISIONS

A1.0.1 thru A1.0.7 Advanced Versions

P1.1.0 Preliminary release version

P1.2.0 Added GHCI\_n, SL\_1, SL\_0, EQG\_1 and EQG\_0 to Control Global Register 131. Separated Microprocessor description table by register number. Moved absolute maximum and Dc electrical characteristics before AC electrical characteristics. Replaced TBD's in electrical ables. Reformated table of contents.

P1.2.1 Added GAUGE1 and GAUGE0 to Control Global Register 131. Corrected control register binary bits.

P1.2.2 Renamed FIFO pin to GAUGE, edited definition and edited definition of JASEL[1:0] to reflect the FIFO size is selected by the jitter attenuator select.

P1.2.3 Redefined bits D3, D2 and D0 of register 1, in combination these bits set the jitter attenuator path and FIFO size.

# NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation ration is adequately protected under the circumstances.

Copyright 2001 EXAR Corporation

Datasheet October 2001.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.