

OCTOBER 2001 REV. P1.2.3

GENERAL DESCRIPTION

The XRT83L38 is a fully integrated Octal (eight channels) long-haul and short-haul line interface unit for T1(1.544Mbps) 100Ω , E1(2.048Mbps) 75Ω or 120Ω and J1 110Ω applications.

In long-haul applications the XRT83L38 accepts signals that have passed through cables from 0 feet to over 6000 feet in length and have been attenuated by 0 to 45dB at 772kHz in T1 mode or 0 to 43dB at 1024kHz in E1 mode. In T1 applications, the XRT83L38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements as well as for Channel Service Units (CSU) Line Build Out (LBO) filters of 0dB, -7.5dB,-15dB and -22.5dB as required by FCC rules. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions.

The XRT83L38 provides both a parallel Host microprocessor interface as well as a Hardware mode for programming and control. Both the B8ZS and HDB3 encoding and decoding functions are included and can be disabled as demanded by the system. An onchip crystal-less jitter attenuator with a 32 or 64 bit FIFO can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The XRT83L38 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for 75Ω , 100Ω , 110Ω and 120Ω for both transmitter and receiver. For each receiver this is accomplished through the combination of one single fixed value external resistor and programmable internal resistors. In the absence of the power supply, the transmit output and receive input are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.

APPLICATIONS

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- · Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

Features (See Page 2)

FIGURE 1. BLOCK DIAGRAM OF THE XRT83L38 T1/E1/J1 LIU (HOST MODE)





FIGURE 2. BLOCK DIAGRAM OF THE XRT83L38 T1/E1/J1 LIU (HARDWARE MODE)



FEATURES

- · Fully integrated eight channel long-haul or shorthaul transceivers for E1,T1 or J1 applications.
- Adaptive Receive Equalizer for up to 45dB cable attenuation.
- Program able Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces.
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping.
- Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps.
- Selectable receiver sensitivity from 0 to 36dB or 0 to 45dB cable loss for T1 @772kHz and E1 @1024kHz.
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation T1 modes.
- Supports 75 Ω and 120 Ω (E1), 100 Ω (T1) and 110 Ω (J1) applications.
- Internal and external impedance matching for 75Ω, 100Ω , 110Ω and 120Ω .
- Tri-State transmit output and receive input capability for redundancy applications

- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input iitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64bit FIFO selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- · Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Analog, Remote, Digital and Dual Loop-**Back Modes**





PRELIMINARY REV. P1.2.3

- Meets or exceeds T1 and E1 short-haul and long-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both Hardware and Host (parallel Microprocessor) interface for programming
- Programmable Interrupt
- · Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single 3.3V Supply Operation
- 208 pin TQFP package
- -40°C to +85°C Temperature Range

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83L38IV	208 Lead TQFP (28 x 28 x 1.4mm)	-40°C to +85°C

FIGURE 3. PIN OUT OF THE XRT83L38






TABLE OF CONTENTS

Applications	
APPLICATIONSFigure 1. Block Diagram of the XRT83L38 T1/E1/J1 LIU (Host Mode)	
Figure 1. Block Diagram of the XRT83L38 T1/E1/J1 LIU (Host Mode)	7
FEATURES	
ORDERING INFORMATION	2
Figure 3. Pin Out of the XRT83L38	
TABLE OF CONTENTS	
PIN DESCRIPTION BY FUNCTION	
RECEIVE SECTIONS	
Transmitter Sections	
MICROPROCESSOR INTERFACE	
JITTER ATTENUATOR	
CLOCK SYNTHESIZER	
ALARM FUNCTIONS/REDUNDANCY SUPPORT	
Power and Ground	
FUNCTIONAL DESCRIPTION	20
MASTER CLOCK GENERATOR	20
Table 1: Master Clock Generator	21
RECEIVER	21
RECEIVER INPUT	
RECEIVE MONITOR MODE	
RECEIVER LOSS OF SIGNAL (LOS)	
HDB3/B8ZS Encoder/Decoder	
RECOVERED CLOCK (RCLK) SAMPLING EDGE	
JITTER ATTENUATOR	
TRANSMITTER	
DIGITAL DATA FORMAT	
TRANSMIT CLOCK (TCLK) SAMPLING EDGE	
HDB3/B8ZS ENCODER	
TABLE 2: EXAMPLES OF HDB3 ENCODING	
TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT	
TABLE 3: EXAMPLES OF B8ZS ENCODING	
Driver Failure Monitor (DMO)	
TABLE 4: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS	
TRANSMIT AND RECEIVE TERMINATIONS	
RECEIVER (CHANNELS 0 - 7)	
Internal Receive Termination Mode	25
TABLE 5: RECEIVE TERMINATION CONTROL	
TABLE 6: RECEIVER FIXED INPUT RESISTOR CONTROL	
Figure 4. Simplified Diagram for the Internal Receive and Transmit Termination Mode	
TABLE 7: RECEIVE TERMINATIONS	
External Receive Termination Mode	
Figure 5. Simplified Diagram for T1 in the External Termination Mode (RXTSEL=0)	27
TRANSMITTER (CHANNELS 0 - 7)	
Internal Transmit Termination Mode	
Figure 6. Simplified Diagram for E1 in External Termination Mode (RXTSEL= 0)	28
TABLE 8: TRANSMIT TERMINATION CONTROL	
External Transmit Termination Mode	
REDUNDANCY	
Table 9: Termination Select Control	
TABLE 10: TRANSMIT TERMINATION CONTROL	28

Figure 7. One Set of Transformers for Lowest Cost Solution	
Figure 8. Two Identical Boards for 1+1 Redundancy	
PATTERN TRANSMIT AND DETECT FUNCTION	
Transmit All Ones (TAOS)	
TABLE 11: PATTERN TRANSMISSION CONTROL	
NETWORK LOOP CODE DETECTION AND TRANSMISSION	
TABLE 12: LOOP-CODE DETECTION CONTROL	
Transmit and Detect Quasi-Random Signal Source (TDQRSS)	
LOOP-BACK MODES	
ANALOG LOOP-BACK (ALOOP)	
TABLE 13: LOOP-BACK CONTROL IN HARDWARE MODE	_
TABLE 14: LOOP-BACK CONTROL IN HOST MODE	
REMOTE LOOP-BACK (RLOOP)	32
Figure 9. Analog Loop-back signal flow	32
Figure 10. Remote Loop-back mode with jitter attenuator selected in receive path	
DIGITAL LOOP-BACK (DLOOP)	
Figure 11. Remote Loop-back mode with jitter attenuator selected in Transmit path	
Figure 12. Digital Loop-back mode with jitter attenuator selected in Transmit path	
DUAL LOOP-BACK	
Figure 13. Signal flow in Dual loop-back mode	
MICROPROCESSOR INTERFACE	
Table 15: Microprocessor interface signal description	
MICROPROCESSOR REGISTER TABLES	
Table 16: Microprocessor Register Address	
Table 17: Microprocessor Register bit description	
MICROPROCESSOR REGISTER DESCRIPTIONS	
Table 18: Microprocessor Register 0 bit description	
Table 19: Microprocessor Register 1 bit description	
Table 20: Microprocessor Register 2 bit description	
Table 21: Microprocessor Register 3 bit description	
Table 22: Microprocessor Register 4 bit description	
Table 23: Microprocessor Register 5 bit description	
Table 24: Microprocessor Register 6 bit description	
Table 25: Microprocessor Register 7 bit description	
Table 26: Microprocessor Register 8 bit description	_
Table 27: Microprocessor Register 9 bit description	
Table 28: Microprocessor Register 10 bit description	
Table 29: Microprocessor Register 11 bit description	
TABLE 30: MICROPROCESSOR REGISTER 12 BIT DESCRIPTION	
TABLE 31: MICROPROCESSOR REGISTER 13 BIT DESCRIPTION	
TABLE 32: MICROPROCESSOR REGISTER 14 BIT DESCRIPTION	
TABLE 33: MICROPROCESSOR REGISTER 15 BIT DESCRIPTION	
TABLE 34: MICROPROCESSOR REGISTER 128 BIT DESCRIPTION	
TABLE 35: MICROPROCESSOR REGISTER 129 BIT DESCRIPTION	
TABLE 36: MICROPROCESSOR REGISTER 130 BIT DESCRIPTION	
TABLE 37: MICROPROCESSOR REGISTER 131 BIT DESCRIPTION	
ELECTRICAL CHARACTERISTICS	
Table 38: Absolute Maximum Ratings	
Table 39: DC Digital Input and Output Electrical Characteristics	
Table 40: XRT83L38 Power Consumption	
Table 41: E1 Receiver Electrical Characteristics	
Table 42: T1 Receiver Electrical Characteristics	
TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT	
Table 44: E1 Transmitter Electrical Characteristics	63

DVANC	CED C	ONFIL	DENTI	\boldsymbol{A}
7	$V/\Lambda M/C$	VANCEDC	VANCED CONEII	VANCED CONFIDENTI

TABLE 45: T1 Transmitter Electrical Characteristics	62
Figure 14. ITU G.703 Pulse Template	
TABLE 46: TRANSMIT PULSE MASK SPECIFICATION	
Figure 15. DSX-1 Pulse Template (normalized amplitude)	
Table 47: DSX1 Interface Isolated pulse mask and corner points	65
Table 48: AC Electrical Characteristics	66
Figure 16. Transmit Clock and Input Data Timing	66
Figure 17. Receive Clock and Output Data Timing	
MICROPROCESSOR INTERFACE I/O TIMING	
Intel Interface Timing	67
Figure 18. Intel Interface Timing (Read)	67
Figure 19. Intel Interface Timing (Write)	
TABLE 49: INTEL INTERFACE TIMING SPECIFICATIONS	68
Motorola Interface Timing	69
Figure 20. Microprocessor Interface Timing - Motorola Type Programmed 69	I I/O Read Operation
Figure 21. Microprocessor Interface Timing - Motorola Type Programmed 70	I/O Write Operation
Figure 22. Microprocessor Interface Timing - Reset Pulse Width	70
TABLE 50: MOTOROLA INTERFACE TIMING SPECIFICATION	71
ORDERING INFORMATION	72
Package Dimensions	
REVISIONS	
	10

PIN DESCRIPTION BY FUNCTION

RECEIVE SECTIONS

SIGNAL NAME	Pin#	Түре	DESCRIPTION
RLOS_0 RLOS_1 RLOS_2 RLOS_3 RLOS_4 RLOS_5 RLOS_6 RLOS_7	206 22 135 159 55 31 126 102	O	Receiver Loss of Signal for Channel_ 0 This output signal goes "High" for at least one RCLK_0 cycle to indicate loss of signal at the receive 0 input. See "Receiver Loss of Signal (LOS)" on page 22. Receiver Loss of Signal for Channel _1 Receiver Loss of Signal for Channel _2 Receiver Loss of Signal for Channel _3 Receiver Loss of Signal for Channel _4 Receiver Loss of Signal for Channel _5 Receiver Loss of Signal for Channel _6 Receiver Loss of Signal for Channel _7
RCLK_0 RCLK_1 RCLK_2 RCLK_3 RCLK_4 RCLK_5 RCLK_6 RCLK_7	207 21 136 158 54 32 125 103	0	Receiver Clock Output for Channel _0 Receiver Clock Output for Channel _1 Receiver Clock Output for Channel _2 Receiver Clock Output for Channel _3 Receiver Clock Output for Channel _4 Receiver Clock Output for Channel _5 Receiver Clock Output for Channel _6 Receiver Clock Output for Channel _7
RNEG_0 LCV_0	208	0	Receiver Negative Data Output for Channel_0 In dual rail mode, this signal is the receive negative-rail output data. Line Code Violation Output for Channel_0 In Single-Rail Mode this signal goes "High" for one RCLK_0 cycle to indicate a code violation is detected in the received data of Channel _0. If AMI coding is selected, every bipolar violation received will cause this pin to go
RNEG_1 LCV_1 RNEG_2 LCV_2 RNEG_3 LCV_3 RNEG_4 LCV_4	20 137 157 53		"High". Receiver Negative Data Output for Channel _1 Line Code Violation Output for Channel _1 Receiver Negative Data Output for Channel _2 Line Code Violation Output for Channel _2 Receiver Negative Data Output for Channel _3 Line Code Violation Output for Channel _3 Receiver Negative Data Output for Channel _3 Receiver Negative Data Output for Channel _4
RNEG_5 LCV_5 RNEG_6 LCV_6 RNEG_7 LCV_7	33 124 104		Line Code Violation Output for Channel _4 Receiver Negative Data Output for Channel _5 Line Code Violation Output for Channel _5 Receiver Negative Data Output for Channel _6 Line Code Violation Output for Channel _6 Receiver Negative Data Output for Channel _7 Line Code Violation Output for Channel _7

EXAR OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR **PRELIMINARY** REV. P1.2.3

SIGNAL NAME	PIN#	TYPE	DESCRIPTION
RPOS_0	1	0	Receiver Positive Data Output for Channel _0
			In Dual-Rail Mode, this signal is the receive positive-rail output data sent to
			the Framer.
RDATA_0			Receiver NRZ Data Output for Channel _0.
PPOS 1	10		In Single-Rail Mode, this signal is the receive output data.
RPOS_1 RDATA_1	19		Receiver Positive Data Output for Channel _1 Receiver NRZ Data Output for Channel _1
RPOS 2	138		Receiver Positive Data Output for Channel _2
RDATA_2	130		Receiver NRZ Data Output for Channel _2
RPOS_3	156		Receiver Positive Data Output for Channel _3
RDATA_3			Receiver NRZ Data Output for Channel _3
RPOS_4	52		Receiver Positive Data Output for Channel _4
RDATA_4	-		Receiver NRZ Data Output for Channel _4
RPOS_5	34		Receiver Positive Data Output for Channel _5
RDATA_5			Receiver NRZ Data Output for Channel _5
RPOS_6	123		Receiver Positive Data Output for Channel _6
RDATA_6			Receiver NRZ Data Output for Channel 6
RPOS_7	105		Receiver Positive Data Output for Channel _7
RDATA_7			Receiver NRZ Data Output for Channel _7
RTIP_0	3	I	Receiver Differential Tip Input for Channel _0
			Positive differential receive input from the line
RTIP_1	17		Receiver Differential Tip Input for Channel _1
RTIP_2	140		Receiver Differential Tip Input for Channel _2
RTIP_3	154		Receiver Differential Tip Input for Channel _3
RTIP_4	50		Receiver Differential Tip Input for Channel _4
RTIP_5	36		Receiver Differential Tip Input for Channel _5
RTIP_6	121		Receiver Differential Tip Input for Channel _6
RTIP_7	107		Receiver Differential Tip Input for Channel _7
RRING_0	4	I	Receiver Differential Ring Input for Channel _0 Negative differential receive input from the line
RRING_1	16		Receiver Differential Ring Input for Channel _1
RRING_1 RRING_2	141		Receiver Differential Ring Input for Channel _1 Receiver Differential Ring Input for Channel _2
RRING_2 RRING_3	153		Receiver Differential Ring Input for Channel _2 Receiver Differential Ring Input for Channel _3
RRING_4	49		Receiver Differential Ring Input for Channel _4
RRING_5	37		Receiver Differential Ring Input for Channel _5
RRING_6	120		Receiver Differential Ring Input for Channel _6
RRING_7	108		Receiver Differential Ring Input for Channel _7
RXMUTE	89	I	Receive Data Muting. In Hardware Mode, connect this pin "High" to mute RPOS_n/RNEG_n outputs to a "Low" state upon receipt of LOS condition for Channel _n to prevent data chattering. Connect this pin to "Low" to disable muting function. Notes:
			In Hardware Mode, all receive channels share the same RXMUTE control function.
			2. Internally pulled "High" with 50k Ω resistor.

PRELIMINARY REV. P1.2.3

SIGNAL NAME	Pin#	TYPE			DES	CRIPTION	
RXRES1 RXRES0	81 82	I Receive External Resistor Control Pin 1: Receive External Resistor Control Pin 0: In Hardware Mode, these pins determine the value of the external Receiv fixed resistor according to the following table:				ceive:	
				RXRES1	RXRES0	Required Fixed External RX Resistor	
				0	0	No External Fixed Resistor	
				0	1	60Ω	
				1	0	52.5Ω	
				1	1	37.5Ω	
			Note:	Internally pull	ed "Low" with 5	$Ok\Omega$ resistor.	
RCLKE PTS1	133	I	In Hard data of tied "Lo In Host the mic	all channels a w", output dat Mode (PTS1 roprocessor ty	RCLKE) with the re updated on the are updated (are updated (b), this pin along	his pin set to "High" the output rec the falling edge of RCLK_n. With the on the rising edge of RCLK_n. If with PTS2 (pin 128) is used to se processor Interface" on page 9.	his pin

TRANSMITTER SECTIONS

SIGNAL NAME	PIN#	TYPE	DESCRIPTION
TCLKE PTS2	128	I	Transmit Clock Edge In Hardware Mode (TCLKE), with this pin set to a "High", transmit input data of all channels are sampled at the rising edge of TCLKE. With this pin tied "Low", input data are sampled at the falling edge of TCLKE. In Host Mode (PTS2), this pin along with PTS1 (pin 133) selects the microprocessor type. See "Microprocessor Interface" on page 9. Note: Internally pulled "Low" with a 50kΩ resistor.
TTIP_0 TTIP_1 TTIP_2 TTIP_3 TTIP_4 TTIP_5 TTIP_6 TTIP_7	7 13 144 150 46 40 117 111	0	Transmitter Tip Output for Channel _0 Positive differential transmit output to the line. Transmitter Tip Output for Channel _1 Transmitter Tip Output for Channel _2 Transmitter Tip Output for Channel _3 Transmitter Tip Output for Channel _4 Transmitter Tip Output for Channel _5 Transmitter Tip Output for Channel _6 Transmitter Tip Output for Channel _7
TRING_0 TRING_1 TRING_2 TRING_3 TRING_4 TRING_5 TRING_6 TRING_7	9 11 146 148 44 42 115 113	O	Transmitter Ring Output for Channel _0 Negative differential transmit output to the line. Transmitter Ring Output for Channel _1 Transmitter Ring Output for Channel _2 Transmitter Ring Output for Channel _3 Transmitter Ring Output for Channel _4 Transmitter Ring Output for Channel _5 Transmitter Ring Output for Channel _6 Transmitter Ring Output for Channel _7

REV. P1.2.3

SIGNAL NAME	Pin#	TYPE	DESCRIPTION
TPOS_0	204	ı	Transmitter Positive Data Input for Channel _0
			Dual-Rail Mode: This signal is the positive-rail input data for transmitter 0.
TDATA_0			Transmitter 0 Data Input
			Single-Rail Mode: This pin is used as the NRZ input data for transmitter 0.
TPOS_1	201		Transmitter Positive Data Input for Channel _1
TDATA_1			Transmitter 1 Data Input
TPOS_2	164		Transmitter Positive Data Input for Channel _2
TDATA_2			Transmitter 2 Data Input
TPOS_3	161		Transmitter Positive Data Input for Channel _3
TDATA_3			Transmitter 3 Data Input
TPOS_4	57		Transmitter Positive Data Input for Channel _4
TDATA_4			Transmitter 4 Data Input
TPOS_5	60		Transmitter Positive Data Input for Channel _5
TDATA_5			Transmitter 5 Data Input
TPOS_6	97		Transmitter Positive Data Input for Channel _6
TDATA_6			Transmitter 6 Data Input
TPOS_7	100		Transmitter Positive Data Input for Channel _7
TDATA_7			Transmitter 7 Data Input
			Note: Internally pulled "Low" with a $50 \mathrm{k}\Omega$ resistor for each channels.
TNEG_0	205	ı	Transmitter Negative NRZ Data Input for Channel _0
			Dual-Rail Mode: This signal is the negative-rail input data for transmitter 0.
			Single-Rail Mode: This pin can be left unconnected.
CODES_0			Coding Select for Channel _0
00520_0			In Hardware Mode and with Single-Rail Mode selected, connecting this pin
			"Low" enables HDB3 in E1or B8ZS in T1encoding and decoding for Channel
			_0. Connecting this pin "High" selects AMI data format.
TNEG 1	200		Transmitter Negative NRZ Data Input for Channel _1
CODES_1			Coding Select for Channel _1
TNEG_2	165		Transmitter Negative NRZ Data Input for Channel _2
CODES_2			Coding Select for Channel _2
TNEG_3	160		Transmitter Negative NRZ Data Input for Channel _3
CODES_3			Coding Select for Channel _3
TNEG_4	56		Transmitter Negative NRZ Data Input for Channel _4
CODES_4			Coding Select for Channel _4
TNEG_5	61		Transmitter Negative NRZ Data Input for Channel _5
CODES_5			Coding Select for Channel _5
TNEG_6	96		Transmitter Negative NRZ Data Input for Channel _6
CODES_6			Coding Select for Channel _6
TNEG_7	101		Transmitter Negative NRZ Data Input for Channel _7
CODES_7			Coding Select for Channel _7
			Note: Internally pulled "Low" with a $50 \mathrm{k}\Omega$ resistor for each channels.





PRELIMINARY REV. P1.2.3

SIGNAL NAME	PIN#	ТҮРЕ	DESCRIPTION
TCLK_0 TCLK_1 TCLK_2 TCLK_3 TCLK_4 TCLK_5 TCLK_6 TCLK_7	202 163 162 58 59 98 99	I	Transmitter Clock Input for Channel _0 E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm. During normal operation, both in Host Mode and Hardware Mode, TCLk_0 is used for sampling input data at TPOS_0/TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the transmit pulse shaping circuit. In Hardware Mode, if TCLK_0 is tied "High", the Channel _0 transmitter will send TAOS (a continuous all one's AMI signal) to the line using MCLK as timing reference. Transmitter Clock Input for Channel _1 Transmitter Clock Input for Channel _2 Transmitter Clock Input for Channel _3 Transmitter Clock Input for Channel _4 Transmitter Clock Input for Channel _5 Transmitter Clock Input for Channel _6 Transmitter Clock Input for Channel _7
TAOS_0 TAOS_1 TAOS_2 TAOS_3 TAOS_4 TAOS_5 TAOS_6 TAOS_7	195 196 197 198 63 64 65 66	I	Transmit All Ones for Channel _0 In Hardware Mode:, setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel _0. A "Low" level stops the transmission of the "All Ones" Pattern. Transmit All Ones for Channel _1 Transmit All Ones for Channel _2 Transmit All Ones for Channel _3 Transmit All Ones for Channel _4 Transmit All Ones for Channel _5 Transmit All Ones for Channel _6 Transmit All Ones for Channel _7 Note: This pin is internally pulled "Low" with a 50kΩ resistor for all channels.
TXON_0 TXON_1 TXON_2 TXON_3 TXON_4 TXON_5 TXON_6 TXON_7	169 170 171 172 90 91 92 93	I	Transmitter Turn On for Channel _0 In Hardware Mode, setting this pin "High" turns on the Transmit Section of Channel _0. In this mode, when TXON_0 = "0", TTIP_0 and TRING_0 driver outputs will be tri-stated. Transmitter Turn On for Channel _1 Transmitter Turn On for Channel _2 Transmitter Turn On for Channel _3 Transmitter Turn On for Channel _4 Transmitter Turn On for Channel _5 Transmitter Turn On for Channel _6 Transmitter Turn On for Channel _7 In Host Mode, the TXON_n bits in the channel control registers turn the Transmit section ON or OFF. However, control of the transmit on/off function can be transferred to the Hardware pins by setting the TXONCTL bit (bit 7) to "1" in the register at address hex 0x82. Note: Internally pulled "High" with a $50k\Omega$ resistor for all channels.

MICROPROCESSOR INTERFACE

SIGNAL NAME	Pin#	Түре	DESCRIPTION
HW_HOST	80	I	Mode Control Input This pin is used for selecting Hardware or Host modes to control the device. Leave this pin unconnected or tie "High" to select Hardware Mode. For Host mode, this pin must be tied "Low". Note: Internally pulled "High" with a $50k\Omega$ resistor.
WR_R/W	190	I	Write Input (Read/Write), Host Mode With Intel bus timing, a "Low" pulse on WR selects a write operation when CS pin is "Low". With Motorola bus timing, a "High" pulse on R/W selects a read operation and a "Low" pulse on R/W selects a write operation when CS is "Low". In Hardware Mode, Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out, See "Alarm Functions/ Redundancy Support" on page 14.
RD_DS	191	I	Read Input (Data Strobe), Host Mode With Intel bus timing, a "Low" pulse on RD selects a read operation when the CS pin is "Low". With Motorola bus timing, a "Low" pulse on DS indicates a read or write operation when the CS pin is "Low". In Hardware Mode, Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out, See "Alarm Functions/ Redundancy Support" on page 14.
ALE_AS EQC2	192	I	Address Latch Input (Address Strobe), Host Mode With Intel bus timing, the address inputs are latched into the internal register on the falling edge of ALE. With Motorola bus timing, the address inputs are latched into the internal register on the falling edge of AS. In Hardware Mode, Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out, See "Alarm Functions/ Redundancy Support" on page 14.
CS EQC3	193	I	Chip Select Input, Host Mode This signal must be "Low" in order to access the parallel port. In Hardware Mode, Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out, See "Alarm Functions/ Redundancy Support" on page 14.
RDY_DTACK EQC4	194	0	Ready Output (Data Transfer Acknowledge Output), Host Mode With Intel bus timing, RDY is asserted "High" to indicate the device has completed a read or write operation. With Motorola bus timing, DTACK is asserted "Low" to indicate the device has completed a read or write cycle. In Hardware Mode, Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out, See "Alarm Functions/ Redundancy Support" on page 14.

PRELIMINARY REV. P1.2.3

SIGNAL NAME	Pin#	ТҮРЕ				DESCRIPTION		
PTS1 PTS2/	133 128	I	Processor Type Select Input Bit 1 Host Mode Processor Type Select Input Bit 2					
			PTS1 PTS2 μP Type					
			0 0 68HC11, 8051, 80C188 (async.)					
				0	1	Motorola 68K (async.)		
				1	0	Intel x86 (sync.)		
				1	1	Intel i960, Motorola 860 (sync.)		
RCLKE TCLKE	133 128		(TCLKE) Tra	eceive c ansmit c	lock edge, S	ee "Receive Sections" on page 4. ee "Transmitter Sections" on page 6. ith a $50k\Omega$ resistor.		
D[7] / LOOP1_4 D[6] / LOOP0_4 D[5] / LOOP1_5 D[4] / LOOP1_6 D[3] / LOOP1_6 D[2] / LOOP0_6 D[1] / LOOP1_7 D[0] / LOOP0_7	67 68 69 70 71 72 73 74	I/O	Data Bus[7]; Microprocessor read/write data bus, Host Mode Data Bus[6] Data Bus[5] Data Bus[4] Data Bus[3] Data Bus[2] Data Bus[1] Data Bus[0] Hardware Mode Loop[0:1] Channel _[7-4] Pins 67-74 and 173-180 control which Loop-Back mode is selected per channel, See "Alarm Functions/Redundancy Support" on page 14. Note: This pin is internally pulled "Low" with a 50kΩ resistor.					
A[7] / LOOP1_3 A[6] / LOOP0_3 A[5] / LOOP1_2 A[4] / LOOP0_2 A[3] / LOOP1_1 A[2] / LOOP0_1 A[1] / LOOP1_0 A[0] / LOOP0_0	173 174 175 176 177 178 179 180	I	Microprocessor Interface Address Bus[7], Host Mode Microprocessor Interface Address Bus[6] Microprocessor Interface Address Bus[5] Microprocessor Interface Address Bus[4] Microprocessor Interface Address Bus[3] Microprocessor Interface Address Bus[2] Microprocessor Interface Address Bus[1] Microprocessor Interface Address Bus[1] Microprocessor Interface Address Bus[0] Hardware Mode Loop[0:1] Channel _[3-0] Pins 67-74 and 173-180 control which Loop-Back mode is selected per channel, See "Alarm Functions/Redundancy Support" on page 14. Note: This pin is internally pulled "Low" with a 50kΩ resistor.					
PCLK ATAOS	94	I	Input clock f 20 MHz. Hardware M "Ones", See Note: This	for synch Mode (A e "Alarm s <i>pin is in</i>	TAOS), this properties that the state of the	Host Mode opprocessor operation. Maximum clock rate in pin functions as an Automatic Transmit All dedundancy Support" on page 14. Find the sear "Low" with a $50k\Omega$ resistor for asynchrowhen no clock is present.		

REV. P1.2.3 PRELIMINARY

SIGNAL NAME	PIN#	TYPE	DESCRIPTION
ĪNT	127	I/O	Interrupt Output Host Mode This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the IMASK bit to a "1" in the command control register.
TRATIO			In Hardware Mode Transmitter Transformer Ratio Select, the function of this pin is to select the transmitter transformer ratio. See "Alarm Functions/ Redundancy Support" on page 14. Note: This pin is an open drain output and requires an external $10k\Omega$ pull-up
			resistor.

JITTER ATTENUATOR

SIGNAL NAME	Pin#	Түре		DESCRIPTION					
JASEL0 JASEL1	167 168	I		-					
			JASEL1 JASEL0 Path						
			0	0	JA Disabled				
			0 1 JA in Transmit Path - 32bit FIF	JA in Transmit Path - 32bit FIFO					
			1	0	JA in Receive Path - 32bit FIFO				
			1	1	JA in Receive Path - 64bit FIFO				
			Note: These	pins are inter	nally pulled "Low" with 50k Ω resistors.				

CLOCK SYNTHESIZER

SIGNAL NAME	Pin#	Түре	DESCRIPTION
MCLKOUT	23	0	Synthesized Master Clock Output: This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.
MCLKT1	27	ı	T1 Master Clock Input This signal is an independent 1.544MHz clock for T1 systems with accuracy better than ±50ppm and duty cycle within 40% to 60%. MCLKT1 is used in the T1 mode. Notes: 1. See pin 26 description for further explanation for the usage of this pin. 2. Internally pulled "Low" with a 50kΩ resistor.
MCLKE1	26		E1 Master Clock Input This input signal is an independent 2.048MHz clock for E1 system with required accuracy of better than ±50ppm and a duty cycle of 40% to 60%. MCLKE1 is used in the E1 mode. Its function is to provide internal timing for the PLL clock recovery circuit, transmit pulse shaping, jitter attenuator block, reference clock during transmit all ones data and timing reference for the microprocessor in Host Mode operation. The MCLKE1 and MCLKT1 inputs are useful in systems where multiple channels are used, and each channel should have the flexibility to be programmed independently in either T1 or E1 modes. These inputs eliminate the need for an external multiplexer to route the T1 or E1 clocks to the individual channel based on their operating mode. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. MCLKE1 is also input to a programmable frequency synthesizer that under the control of the CLKSEL(2-0) inputs can be used to generate a master clock from an accurate outside source. (See pin descriptions for ClkSEL(2:0), pins 187 - 189, below for usable input frequencies and operation.) NOTE: Internally pulled "Low" with a 50kΩ resistor.

SIGNAL NAME	PIN#	TYPE				DESCRIPT	ION			
CIKSEL0 CIKSEL1 CIKSEL2	187 188 189	I	Clock Select inputs for Master Clock Synthesizer In Hardware Mode: CLKSEL2-0 are input signals to a programmable quency synthesizer that can be used to generate a master clock from a external accurate clock source according to the following table: In Hardware mode; The MCLKRATE control signal is generated from state of EQC0-EQC4 inputs. In Host Mode; The state of these pins are ignored and the master frequency. PLL is controlled by the corresponding interface bits.							
			MCLKE1 kHz	MCLKT1 kHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT/ kHz	
			2048	2048	0	0	0	0	2048	
			2048	2048	0	0	0	1	1544	
			2048	1544	0	0	0	0	2048	
			1544	1544	0	0	1	1	2048	
			1544	1544	0	0	1	0	1544	
			2048	1544	0	0	1	1	1544	
			8	Х	0	1	0	0	2048	
			8	Х	0	1	0	1	1544	
			16	Х	0	1	1	0	2048	
			16	X	0	1	1	1	1544	
			56	Х	1	0	0	0	2048	
			56	Х	1	0	0	1	1544	
			64	Х	1	0	1	0	2048	
			64	Х	1	0	1	1	1544	
			128	Х	1	1	0	0	2048	
			128	Х	1	1	0	1	1544	
			256	Х	1	1	1	0	2048	
			256	Х	1	1	1	1	1544	
			NOTE: The	ese pins a	re internall	ly pulled "L	.ow" with a	50k $Ω$ resist	or.	

ALARM FUNCTIONS/REDUNDANCY SUPPORT

SIGNAL NAME	Pin#	Түре	DESCRIPTION	
GAUGE	134	I	Twisted Pair Cable Wire Gauge Select In Hardware Mode, connect this pin "High" to select 26 Gauge wire. Connect this pin "Low" to select 22 and 24 quage wire for all channels. Note: Internally pulled "Low" with a 50kΩ resistor.	
DMO_0	199	0	Driver Failure Monitor Channel _0 This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK0 cycles.	
DMO_1	10		Driver Failure Monitor Channel _1	
DMO_2	147		Driver Failure Monitor Channel _2	
DMO_3 DMO_4	166 62		Driver Failure Monitor Channel _3 Driver Failure Monitor Channel _4	
DMO_4 DMO_5	43		Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5	
DMO_5 DMO_6	114		Driver Failure Monitor Channel 6	
DMO_7	95		Driver Failure Monitor Channel _7	
ATAOS	94	I	Automatic Transmit "All Ones" Pattern: In Hardware Mode ATAOS, a "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.	
PCLK		I	Host Mode (PCLK), this pin functions as the microprocessor clock input. Note: All channels share the same ATAOS control function.	
			2. This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present. 2. This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.	
TRATIO	127	I	In Hardware Mode: Transmitter Transformer Ratio Select Hardware Mode (TRATIO) In external termination mode (TXTSEL = 0), setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the transmitter transformer ratio to 1:2.45. In the internal termination mode the transmitter transformer ratio is permanently set to 1:2 and the state of this pin is ignored.	
INT		О	In Host Mode: Interrupt Output ($\overline{\text{INT}}$) This pin is asserted low to indicate an alarm condition. See "Microprocessor Interface" on page 9. Note: This pin is an open drain output and requires an external $10k\Omega$ pull-up resistor.	
RESET	75	I	Hardware Reset (Active "Low") When this pin is tied "Low" for more than 10μs, the device is put in the reset state. Pulling RESET and ICT pins "Low" simultaneously will put the chip in f tory test mode. This condition should not be permitted during normal o ation. Note: Internally pulled "High" with a 50kΩ resistor.	

SIGNAL NAME	Pin#	TYPE			DESCRIPTION				
SR/DR	30	ı	Single-Rail/Dual-Rail Data Format Connect this pin "Low" to select transmit and receive data format in dual- rail mode. In this mode, HDB3 or B8ZS encoder and decoder are not available. Connect this pin "High" to select single-rail data format. Note: Internally pulled "Low" with a 50kΩ resistor.						
LOOP1_0 / A[1] LOOP0_0 / A[0] LOOP1_1 / A[3] LOOP0_1 / A[2] LOOP1_2 / A[5] LOOP0_2 / A[1] LOOP1_3 / A[7] LOOP0_3 / A[6] LOOP1_4 / D[7] LOOP0_4 / D[6] LOOP1_5 / D[5] LOOP0_5 / D[4] LOOP1_6 / D[3] LOOP0_6 / D[2] LOOP1_7 / D[1] LOOP0_7 / D[0]	179 180 177 178 175 176 173 174 67 68 69 70 71 72 73 74	ı	Loop-back control bit 1, Channel _0 Loop-back control bit 0, Channel _0 Loop-back control bit 1, Channel _1 Loop-back control bit 0, Channel _1 Loop-back control bit 1, Channel _2 Loop-back control bit 0, Channel _2 Loop-back control bit 1, Channel _3 Loop-back control bit 0, Channel _3 Loop-back control bit 1, Channel _4 Loop-back control bit 0, Channel _4 Loop-back control bit 1, Channel _5 Loop-back control bit 0, Channel _5 Loop-back control bit 1, Channel _6 Loop-back control bit 0, Channel _6 Loop-back control bit 0, Channel _7 In Hardware Mode, these pins control the Loop-Back mode for each channel_n per the following table; LOOP1_n LOOP0_n MODE						
			0	0	Normal Mode No Loop-Back Channel_n				
			0	1	Local Loop-Back Channel_n				
			1	0	Remote Loop-Back Channel_n				
			1	1	Digital Loop-Back Channel_n				
			See "Microproc	essor Interfac	e microprocessor address and data bus pins, ee" on page 9. " with a $50k\Omega$ resistor.				
EQC3 EQC2 EQC1 EQC0	194 193 192 191 190	ı	Equalizer Control Input 4 In Hardware Mode, this pin together with EQC3-0 are used for controlling the transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also T1, E1 or J1 Modes of operation. See Table 4 for description of Transmit Equalizer Control bits. Equalizer Control Input 3 Equalizer Control Input 2 Equalizer Control Input 1 Equalizer Control Input 0 Note: In Hardware mode all transmit channels share the same pulse set-						
RDY_DTACK CS ALE_AS RD_DS WR_R/W	194 193 192 191 190		ting controls fur In Host Mode, "Microprocesso	these pins pe	erform various microprocessor functions. See n page 9.				


PRELIMINARY REV. P1.2.3

SIGNAL NAME	PIN#	TYPE		D	ESCRIPTION				
RXTSEL	83	I	Receiver Termination Select: In Hardware Mode, when this pin is "low" the receive line termination is determined only by the external resistor. When "High", the receive termination is realized by internal resistors or the combination of internal and external resistors. These conditions are described in the following table;						
				RXTSEL	RX Termination				
				0	External				
				1	Internal				
			Note: In Hardware Mode all channels share the same RTXSEL control function. In Host Mode , the RXTSEL_n bits in the channel control registers determines if the receiver termination is external or internal. However the function of RXTSEL can be transferred to the Hardware pin by setting the TERCNTL bit (bit 6) to "1" in the register address hex $0x82$. Note: This pin is internally pulled "Low" with a $50k\Omega$ resistor.						
TXTSEL	84	I	determined only by	e, when this p an external inly by an inte anly by an inte anly by an inte	in is "low" the transmit lesistor. When "High", the rnal resistor. These cor	he transmit termi-			
				TXTSEL	TX Termination				
			0 External 1 Internal						
			Notes: 1. This pin is internally pulled "Low" with a 50kΩ resistor. 2. In Hardware Mode all channels share the same TXTSEL function.						

REV. P1.2.3

PRELIMINARY

SIGNAL NAME	Pin#	TYPE			DESCRIPTION	N				
TERSEL1 TERSEL0	85 86	I	Termination Impedance Select bit 1: Termination Impedance Select bit 0: In the Hardware Mode and in the internal termination mode (TXT-SEL="1" and RXTSEL="1") TERSEL1-0 control the transmit and receive termination impedance according to the following table;							
				TERSEL1 TERSEL0 Termination						
				0	0	100Ω				
				0	1	110Ω				
				1	0	75Ω				
				1	1	120Ω				
			In the internal termination mode the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor (see description of RXRES1-0 pins). In the internal termination mode the transformer ratio of 1:2 and 2:1 is required for transmitter and receiver respectively with the transmitter output AC coupled to the transformer. Notes: 1. This pin is internally pulled "Low" with a 50kΩ resistor. 2. In Hardware Mode all channels share the same TERSEL control function.							
TEST	87	I	Manufacturing Note: For norr		this pin must	be tied to ground	d.			
іст	88	I	state for in-circu	s tied "Low", a uit testing. and ICT pins This condition	Il output pins a "Low" simulta n should not be	are forced to a H neously will put e permitted durir Presistor.	the chip in fac-			
DMO_0	199	0	Driver Failure Monitor Channel _0 This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK0 cycles.							
DMO_1 DMO_2	10 147		Driver Failure Driver Failure							
DMO_3	166		Driver Failure	Monitor Chai	nnel _3					
DMO_4 DMO_5	62 43		Driver Failure Driver Failure							
DMO_6	114		Driver Failure	Monitor Cha	nnel _6					
DMO_7	95		Driver Failure	Monitor Chai	nnel _7					



PRELIMINARY REV. P1.2.3

POWER AND GROUND

SIGNAL NAME	Pin#	Түре	DESCRIPTION
TGND_0 TGND_1 TGND_2 TGND_3 TGND_4 TGND_5 TGND_6 TGND_7	6 14 143 151 47 39 118	***	Transmitter Analog Ground for Channel _0 Transmitter Analog Ground for Channel _1 Transmitter Analog Ground for Channel _2 Transmitter Analog Ground for Channel _3 Transmitter Analog Ground for Channel _4 Transmitter Analog Ground for Channel _5 Transmitter Analog Ground for Channel _6 Transmitter Analog Ground for Channel _7
TVDD_0 TVDD_1 TVDD_2 TVDD_3 TVDD_4 TVDD_5 TVDD_6 TVDD_7	8 12 145 149 45 41 116	***	Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _0 Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _1 Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _2 Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _3 Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _4 Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _5 Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _6 Transmitter Analog Positive Supply $(3.3V \pm 5\%)$ for Channel _7
RVDD_0 RVDD_1 RVDD_2 RVDD_3 RVDD_4 RVDD_5 RVDD_6 RVDD_7	2 18 139 155 51 35 122 106	***	Receiver Analog Positive Supply (3.3V± 5%) for Channel _0 Receiver Analog Positive Supply (3.3V± 5%) for Channel _1 Receiver Analog Positive Supply (3.3V± 5%) for Channel _2 Receiver Analog Positive Supply (3.3V± 5%) for Channel _3 Receiver Analog Positive Supply (3.3V± 5%) for Channel _4 Receiver Analog Positive Supply (3.3V± 5%) for Channel _5 Receiver Analog Positive Supply (3.3V± 5%) for Channel _6 Receiver Analog Positive Supply (3.3V± 5%) for Channel _7
RGND_0 RGND_1 RGND_2 RGND_3 RGND_4 RGND_5 RGND_6 RGND_7	5 15 142 152 48 38 119	***	Receiver Analog Ground for Channel _0 Receiver Analog Ground for Channel _1 Receiver Analog Ground for Channel _2 Receiver Analog Ground for Channel _3 Receiver Analog Ground for Channel _4 Receiver Analog Ground for Channel _5 Receiver Analog Ground for Channel _6 Receiver Analog Ground for Channel _7
AVDD VDDPLL_1 VDDPLL_2	129 24 25	***	Analog Positive Supply (3.3V± 5%) Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%) Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)
AGND GNDPLL_1 GNDPLL_2	132 28 29	***	Analog Ground Analog Ground for Master Clock Synthesizer PLL Analog Ground for Master Clock Synthesizer PLL
DVDD DVDD DVDD DVDD DVDD DVDD	78 79 130 181 182 183	***	Digital Positive Supply (3.3V± 5%)

XRT83L38 OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

SIGNAL NAME	PIN#	TYPE	DESCRIPTION
DGND	76	****	Digital Ground
DGND	77		Digital Ground
GND	114		Ground
DGND	131		Digital Ground
DGND	184		Digital Ground
DGND	185		Digital Ground
DGND	186		Digital Ground

XRT83L38

PRELIMINARY REV. P1.2.3

FUNCTIONAL DESCRIPTION

The XRT83L38 is a fully integrated long-haul and short-haul transceiver intended for T1, J1 and E1 systems. Simplified block diagrams of the chip are shown in Figure 1 (**Host** mode) and Figure 2 (**Hardware** mode). The XRT83L38 can receive signals that have been attenuated (0 to 6000 feet cable loss) from 0 to 45dB at 772kHz for T1 and from 0 to 45dB at 1.024MHz for E1 systems.

In T1 application, the XRT83L38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement as well as four CSU Line Build-Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit output pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions. The operation and configuration of the XRT83L38 can be controlled through a parallel Host interface or Hardware control.

MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) and E1 (2.048MHz) master clocks necessary for the

transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. This feature is useful in systems where multiple channels are used, and each channel should have the flexibility to be programmed independently in T1 or E1 modes based system requirements. These inputs eliminate the need for an external multiplexer to route the T1 or E1 clocks to the individual channels. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. MCLKE1 is also the input to a programmable frequency synthesizer that under the control of the CLKSEL2-0 inputs the chip will generate a master clock from an accurate outside clock source. T1 and E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL2-0 inputs according to Table 1.

Note: EQC4 and EQC3 determine the T1/E1 operating mode. (See Table 4 for details.)

REV. P1.2.3

PRELIMINARY

TABLE 1: MASTER CLOCK GENERATOR

MCLKE1 κHz	MCLKT1 ĸHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	Master Clock kHz
2048	2048	0	0	0	0	2048
2048	2048	0	0	0	1	1544
2048	1544	0	0	0	0	2048
1544	1544	0	0	1	1	1544
1544	1544	0	0	1	0	2048
2048	1544	0	0	1	1	1544
8	Х	0	1	0	0	2048
8	Х	0	1	0	1	1544
16	Х	0	1	1	0	2048
16	Х	0	1	1	1	1544
56	Х	1	0	0	0	2048
56	х	1	0	0	1	1544
64	Х	1	0	1	0	2048
64	Х	1	0	1	1	1544
128	Х	1	1	0	0	2048
128	х	1	1	0	1	1544
256	Х	1	1	1	0	2048
256	Х	1	1	1	1	1544

In Table 1, the MCLKRATE control signal is generated from the EQC0-EQC4 inputs based on the selected mode of operation. In **Host** mode the programming is achieved through the corresponding interface control bits and the state of the CLKSEL[2:0] control bits and the state of the MCLKRATE interface control bit.

RECEIVER

RECEIVER INPUT

At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 2:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is up to 45dB for both T1 and E1 modes. In long-haul mode the maximum equalizer gain can be limited to 36dB through the input inter-

face control bits for improved performance over shorter loops. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold is typically set for both E1 and T1 at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS/ RDATA and RNEG/LCV pins. Clock recovery is accomplished by a digital phase-locked loop (DPLL) which does not require any external components and can tolerate high levels of input jitter that either meets or exceeds the ITU-G.823 and TR-TSY000499 standards.





PRELIMINARY

REV. P1.2.3

RECEIVE MONITOR MODE

Y EXAR

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications (refer to Table 4 for details). This feature is available in both **Hardware** and **Host** modes.

RECEIVER LOSS OF SIGNAL (LOS)

For compatibility with ITU G.775 requirements, the receiver loss of signal monitoring function is implemented using both analog and digital detection schemes. When the input signal amplitude at RTIP/RRING drops more than 43dB for E1, (36dB for T1), below the 0dB nominal level. A digital detector is activated to count for 32 consecutive "zeros" in E1 (4096 bits in Extended LOS mode, EXLOS="1") or 175 consecutive "zeros" in T1 mode before RLOS is asserted to indicate input signal loss. If the extended input level is activated for T1 mode, the input level before declaring RLOS is extended to 43dB below the nominal 0dB input level. Signal loss condition is cleared when the input signal rises above the 43dB below 0dB nominal level and meets 12.5% "ones" density of 4 "ones" in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal level rises above the 36dB, (45dB if the extended input level is activated), below 0dB nominal level and contains 16 "ones" in a 128 bits window with no more than 100 consecutive zeros in the data stream. This feature is supported on a per channel basis in both Hardware and Host modes.

HDB3/B8ZS ENCODER/DECODER

The Encoder and Decoder functions are available in both **Hardware** and **Host** modes on a per channel basis by controlling the CODES pin or interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 system. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the LCV pin of each channel. The length of the LCV pulse is one RCLK cycle for each code violation. Excessive number of zeros in the receive data stream is also reported as error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the LCV pin.

RECOVERED CLOCK (RCLK) SAMPLING EDGE

This feature is available in both **Hardware** and **Host** modes on a global basis. In **Host** mode, the sampling edge of RCLK output can be changed through the in-

terface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS/RDATA and RNEG are updated on the falling edge of RCLK for all eight channels. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.

JITTER ATTENUATOR

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending upon the system requirements. The jitter attenuator, other than using the master clock as reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bit for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointer's position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU-G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control signal. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode. Jitter attenuator controls are available on a per channel basis in the **Host** mode and on a global basis in the **Hardware** mode.

TRANSMITTER

DIGITAL DATA FORMAT

Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both **Hardware** and **Host** control modes on a global basis. The dual or single-rail data format is determined by the state of the SR/\overline{DR} pin in **Hardware** mode or SR/\overline{DR} interface bit in the **Host** mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK and TPOS/TDATA pins respectively. In this mode the TNEG input is used for selecting encoding and decoding function. With

REV. P1.2.3

TNEG tied High, HDB3 or B8ZS encoding and decoding are enabled for E1 and T1 modes respectively. With TNEG tied Low, the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before being transmitted to the line.

TRANSMIT CLOCK (TCLK) SAMPLING EDGE

Serial transmit data at TPOS/TDATA and TNEG are clocked into the XRT83L38 under the synchronization of TCLK. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low", input data is sampled on the falling edge of TCLK. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High". The sampling edge control is available in both Hardware and Host modes on a global basis.

HDB3/B8ZS ENCODER

The Encoder and Decoder functions are available in both Hardware and Host modes on a per channel basis by controlling the CODES pin or interface bit. The encoder is only available in single-rail mode. In E1mode and with HDB3 encoding selected, any sequence with more than four consecutive zeros in the input serial data from TPOS/TDATA, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in Table 2. In a T1 system, an input data sequence with more than 8 consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in Table 3. Writing a "0" into the CODES interface bit or connecting the CODES pin to a "Low" level selects the AMI coding for both E1 or T1 system.

TABLE 2: EXAMPLES OF HDB3 ENCODING

	Number of Pulse Before Next 4 ZEROS	NEXT 4 BITS
Input		0000
HDB3(case1)	odd	000V
HDB3(case2)	even	B00V

TABLE 3: EXAMPLES OF B8ZS ENCODING

Case 1	PRECEDING PULSE	NEXT 8 BITS
Input	+	00000000
B8ZS		000VB0VB
AMI Output	+	000+ -0- +
CASE 2		
Input	-	0000000
B8ZS		000VB0VB
AMI Output	-	000- +0+ -

TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025Unit Interval (UI) peak-to-peak jitter. In Hardware mode, the state of the EQC4-EQC0 pins determine the transmit pulse shape for all eight channels. In Host mode transmit pulse shape can be controlled on a per channel basis using the interface bits EQC4-EQC0. The chip supports five fixed transmit pulse settings for T1 Short-haul applications plus a fully programmable waveform generator for arbitrary transmit output pulse shapes. Transmit Line Build-Outs for T1 long-haul application are supported from 0dB to -22.5dB in four 7.5dB steps. The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in Table 4. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to-Customer Installation specification, Annex E.

Note: EQC4 - EQC0 determine the T1/E1 operating mode of the XRT83L38. When EQC4 = "1" and EQC3 = "1", the XRT83L38 is in the E1 mode, otherwise it is in the T1/J1 mode.

DRIVER FAILURE MONITOR (DMO)

The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING outputs. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit input. If the transmitter of a channel has no output for more than 128 clock cycles, the corresponding DMO pin goes "High" and remains

"High" until a valid transmit pulse is detected. In **Host** mode, the failure of the transmit channel is reported in the corresponding interface bit. If DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt. The driver failure monitor is supported in both **Hardware** and **Host** modes on a per channel basis.

TABLE 4: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0	0	0	0	0	T1 Long Haul/36dB	0dB	100Ω/ TP	B8ZS
0	0	0	0	1	T1 Long Haul/36dB	-7.5dB	100Ω/ TP	B8ZS
0	0	0	1	0	T1 Long Haul/36dB	-15dB	100Ω/ TP	B8ZS
0	0	0	1	1	T1 Long Haul/36dB	-22.5dB	100Ω/ TP	B8ZS
0	0	1	0	0	T1 Long Haul/45dB	0dB	100Ω/ TP	B8ZS
0	0	1	0	1	T1 Long Haul/45dB	-7.5dB	100Ω/ TP	B8ZS
0	0	1	1	0	T1 Long Haul/45dB	-15dB	100Ω/ TP	B8ZS
0	0	1	1	1	T1 Long Haul/45dB	-22.5dB	100Ω/ TP	B8ZS
0	1	0	0	0	T1 Short Haul/15dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	0	0	1	T1 Short Haul/15dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
0	1	0	1	0	T1 Short Haul/15dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
0	1	0	1	1	T1 Short Haul/15dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
0	1	1	0	0	T1 Short Haul/15dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
0	1	1	0	1	T1 Short Haul/15dB	Arbitrary Pulse	100Ω/ TP	B8ZS
				•				
0	1	1	1	0	T1 Gain Mode/29dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	1	1	1	T1 Gain Mode/29dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
1	0	0	0	0	T1 Gain Mode/29dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
1	0	0	0	1	T1 Gain Mode/29dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
1	0	0	1	0	T1 Gain Mode/29dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
1	0	0	1	1	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω/ TP	B8ZS
				•				
1	0	1	0	0	T1 Gain Mode/29dB	0dB	100Ω/ TP	B8ZS
1	0	1	0	1	T1 Gain Mode/29dB	-7.5dB	100Ω/ TP	B8ZS



TABLE 4: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	Coding
1	0	1	1	0	T1 Gain Mode/29dB	-15dB	100Ω/ TP	B8ZS
1	0	1	1	1	T1 Gain Mode/29dB	-22.5dB	100Ω/ TP	B8ZS
1	1	0	0	0	E1 Long Haul/36dB	ITU G.703	75Ω Coax	HDB3
1	1	0	0	1	E1 Long Haul/36dB	ITU G.703	120Ω TP	HDB3
1	1	0	1	0	E1 Long Haul/45dB	ITU G.703	75Ω Coax	HDB3
1	1	0	1	1	E1 Long Haul/45dB	ITU G.703	120Ω TP	HDB3
1	1	1	0	0	E1 Short Haul	ITU G.703	75Ω Coax	HDB3
1	1	1	0	1	E1 Short Haul	ITU G.703	120Ω TP	HDB3
1	1	1	1	0	E1 Gain Mode	ITU G.703	75Ω Coax	HDB3
1	1	1	1	1	E1 Gain Mode	ITU G.703	120Ω TP	HDB3

TRANSMIT AND RECEIVE TERMINATIONS

The XRT83L38 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications: T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

The XRT83L38 can be controlled through a Hardware mode (external pins) or through a Host mode (microprocessor interface). Each of the different operating modes is explained below.

RECEIVER (CHANNELS 0 - 7)

INTERNAL RECEIVE TERMINATION MODE

In Hardware mode, RxTSEL (Pin 83) can be tied high to select internal termination mode for all receive channels (Individual channel control can only be done in Host mode). In Host mode, bit 7 in the appropriate channel register, (Table 19, "Microprocessor Register 1 bit description," on page 39), is set high to select the internal termination mode for that specific

receive channel. See Table 5 for selecting the receive termination control mode.

TABLE 5: RECEIVE TERMINATION CONTROL

RXTSEL	RX TERMINATION
0	EXTERNAL
1	INTERNAL

For internal receive termination mode, there are 4 options available for selecting the line impedance, which are shown in Table 6. (RxRES[1:0] in the Hardware mode applies to all channels. Control of individual channels can be done only through Host mode).


TABLE 6: RECEIVER FIXED INPUT RESISTOR CONTROL

RXRES1	RXRES0	REQUIRED EXTERNAL FIXED RX RESISTOR
0	0	No External Fixed Resistor Required
0	1	60Ω
1	0	52.5Ω
1	1	37.5Ω

If an external resistor value is selected, the external resistor is used along with an internal programmable resistor to provide correct impedance matching for a chosen application, whether it is T1, J1 or E1. This al-

lows one bill of materials for all three receive applications. Figure 4 is a simplified diagram for the internal receive and transmit termination mode.

FIGURE 4. SIMPLIFIED DIAGRAM FOR THE INTERNAL RECEIVE AND TRANSMIT TERMINATION MODE



REV. P1.2.3 PRELIMINARY

Table 7 summarizes the receive termination in the different modes of operation.

TABLE 7: RECEIVE TERMINATIONS

Mode	RXTSEL	TERSEL1	TERSEL0	RXRES1	RXRES0	R _{ext}	R _{int}	4R _{eff}
External	0	х	х	х	х	R _{ext}	∞	4R _{ext}
Internal	1	0	0	0	0	∞	25Ω	100Ω/T1
Internal	1	0	1	0	0	8	27.5Ω	110Ω/J1
Internal	1	1	0	0	0	00	18.75Ω	75Ω/E1
Internal	1	1	1	0	0	∞	30Ω	120Ω/E1
Redundancy	1	0	0	0	1	60Ω	43Ω	100Ω/T1
Redundancy	1	0	1	0	1	60Ω	51Ω	110Ω/J1
Redundancy	1	1	0	0	1	60Ω	27Ω	75Ω/E1
Redundancy	1	1	1	0	1	60Ω	60Ω	120Ω/E1
Redundancy	1	0	0	1	0	52.5Ω	48Ω	100Ω/T1
Redundancy	1	0	1	1	0	52.5Ω	58Ω	110Ω/J1
Redundancy	1	1	0	1	0	52.5Ω	29Ω	75Ω/E1
Redundancy	1	1	1	1	0	52.5Ω	70Ω	120Ω/E1
Redundancy	1	0	0	1	1	37.5Ω	75Ω	100Ω/T1
Redundancy	1	0	1	1	1	37.5Ω	103Ω	110Ω/J1
Redundancy	1	1	0	1	1	37.5Ω	37.5Ω	75Ω/E1
Redundancy	1	1	1	1	1	37.5Ω	150Ω	120Ω/E1

EXTERNAL RECEIVE TERMINATION MODE

In **Hardware** mode, RxTSEL (Pin 83) can be tied low to select external termination mode for all channels, (Individual channel control can be done only in **Host** mode). (By default the XRT83L38 is set for external termination mode at power up or at Hardware reset.) See Table 5. In **Host** mode, bit 7 in the appropriate channel register can be set low to select external termination mode for that specific channel, see Table 21, "Microprocessor Register 3 bit description," on page 43.

For external receive termination mode, the internal program able resistor is bypassed. The value of the external resistor is given by the following equation:

 R_{ext} = (Line Impedance \div 4) Example: For T1, the twisted pair line impedance is 100 Ω , therefore a 25 Ω resistor is placed in the receive path of the transform-

er. Figure 5 is a simplified diagram for T1 (100 Ω) in the external receive termination mode. Figure 6 is a simplified diagram for E1 (75 Ω) in the external receive termination mode.

FIGURE 5. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL=0)





FIGURE 6. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL TERMINATION MODE (RXTSEL= 0)



TRANSMITTER (CHANNELS 0 - 7)

INTERNAL TRANSMIT TERMINATION MODE

In **Hardware** mode, TxTSEL (Pin 84) can be tied high to select internal termination mode for all transmit channels (Individual channel control can be done only in **Host** mode), see Table 8.

TABLE 8: TRANSMIT TERMINATION CONTROL

TXTSEL	TX TERMINATION
0	EXTERNAL
1	INTERNAL

In **Host** mode, bit 6 in the appropriate register for a given channel is set high to select the internal termination mode for that specific transmit channel, see Table 19, "Microprocessor Register 1 bit description," on page 39

For internal termination, the transformer turns ratio is always 1:2. In this mode, no external resistors are used. An external capacitor of 0.68µF is used for proper operation of the internal termination circuitry, see Figure 4. Simply choose the line impedance for a specific application, whether it be T1, J1 or E1. This can be done by setting TERSEL[1:0] shown in Table 9. This allows one bill of materials for all three applications (T1/J1/E1). TERSEL[1:0] in the **Hardware** mode applies to all channels. Control of individual channels can be done only through **Host** mode.

TABLE 9: TERMINATION SELECT CONTROL

TERSEL1	TERSEL0	TERMINATION
0	0	100Ω
0	1	110Ω
1	0	75Ω
1	1	120Ω

EXTERNAL TRANSMIT TERMINATION MODE

In **Hardware** mode, TxTSEL (Pin 84) can be tied low to select external transmit termination mode for all transmit channels (Individual channel control can be done only in **Host** mode). (By default the XRT83L38 is set for external termination mode at power up or at Hardware reset.) See Table 8. In **Host** mode, bit 6 in the appropriate register for a given channel can be set low to select external termination mode for that specific channel, see Table 19, "Microprocessor Register 1 bit description," on page 39.

For external transmit termination mode, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application according to the turns ratio selected by TRATIO (Pin 127) in **Hardware** mode or bit 0 in the appropriate register for a specific channel in **Host** mode, see Table 10 and Table 21, "Microprocessor Register 3 bit description," on page 43. Figure 5 is a simplified block diagram for T1 (100 Ω) in the external termination mode. Figure 6 is a simplified block diagram for E1 (75 Ω) in the external termination mode.

TABLE 10: TRANSMIT TERMINATION CONTROL

TRATIO	TURNS RATIO
0	1:2.45
1	1:2

REDUNDANCY

For redundancy applications, RxTSEL and RxRES[1:0] must be set to zero and an appropriate external Receive input resistor must be chosen. The value can range from $2k\Omega$ to $20k\Omega$. The recommended value for the external resistor is $4.7k\Omega$ at the receive input path. The XRT83L38 offers two options for redundancy applications, See Figure 7 and Figure 8.



FIGURE 7. ONE SET OF TRANSFORMERS FOR LOWEST COST SOLUTION





FIGURE 8. TWO IDENTICAL BOARDS FOR 1+1 REDUNDANCY



PRELIMINARY REV. P1.2.3

PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In **Hardware** mode each channel can be independently programmed to transmit an All Ones pattern by applying a "High" level to the corresponding TAOS pin. In **Host** mode, the three interface bits TXTEST2-0 control the pattern generation and detection independently for each channel according to Table 11. More detailed Description of each mode is given in the following paragraphs.

TABLE 11: PATTERN TRANSMISSION CONTROL

TXTEST2	TXTEST1	TXTEST0	TEST PATTERN
0	х	х	None
1	0	0	TDQRSS
1	0	1	TAOS
1	1	0	TLUC
1	1	1	TLDC

TRANSMIT ALL ONES (TAOS)

This feature is available in both **Hardware** and **Host** modes on a per channel basis. With the TAOS-n pin connected to a "High" level or when interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0" the transmitter ignores input from TPOS/TDATA and TNEG pins and sends a continuous AMI encoded all ones signal to the line using TCLK clock as the reference. When TCLK is not available, MCLK is used. In addition, when the Hardware pin and interface bit

ATAOS is activated, the chip will automatically transmit the All Ones data from any channel that detects an RLOS condition. This feature is not available on a per channel basis. TCLK-n must not be tied low.

NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in **Host** mode only. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from the selected channel requesting a Loop-Back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-Back and the chip is receiving its own transmitted data. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code (TLDC) "001" from the selected channel requesting the remote terminal the removal of the Loop-Back condition.

In the **Host** mode each channel is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. In the **Host** mode the two interface bits NLCDE1 and NLCDE0 control the Loop-Code detection independently for each channel according to Table 12.

TABLE 12: LOOP-CODE DETECTION CONTROL

NLCDE1	NLCDE0	CONDITION
0	0	Disable Loop-Code Detection
0	1	Detect Loop-Up Code in Receive Data
1	0	Detect Loop-Down Code in Receive Data
1	1	Automatic Loop-Code detection and Remote Loop-Back Activation

Setting the interface bits to NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and man-

ually activate Remote Loop-Back. The Host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The Host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINA PREMINA PREMIN

detection modes, the NLCD interface bit will be set to "1" upon receiving the corresponding code in excess of 5 seconds in the receive data. The chip will initiate an interrupt any time the status of the NLCD bit

an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

In the **Host** mode, setting the interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if, TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to the NLCD bit in the interface register being set, Remote Loop-Back is automatically activated. The chip stays in remote Loop-Back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code, sets the NLCD bit and enters Remote Loop-Back, it automatically starts monitoring the receive data for the Loop-Down code. In this mode however, the NLCD bit stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the Host that the Remote Loop-Back is still in effect. Remote Loop-Back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD interface bit and initiating an interrupt. The Remote Loop-Back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote Loop-Back request if an Analog Loop-Back is activated locally. When programmed in Automatic detection mode the NLCD interface bit stays high for the whole time the Remote Loop-Back is activated and initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)

Each channel of XRT83L38 includes a QRSS pattern

generation and detection block for diagnostic purposes that can be activated only in the **Host** mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2²⁰-1pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2¹⁵-1 PRBS with an inverted output. With QRSS and Ana-

log Local Loop-Back enabled simultaneously, and by monitoring the status of the QRPD interface bit, all

main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, QRPD changes from Low to High. After pattern synchronization, any bit error will cause QRPD to go Low for one clock cycle. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt.

With TDQRSS activated, a bit error can be inserted in the transmitted QRSS pattern by transitioning the INSBER interface bit from "0" to "1". Bipolar violation can also be inserted either in the QRSS pattern, or input data when operating in the single-rail mode by transitioning the INSBPV interface bit from "0" to "1". The state of INSBER and INSBPV bits are sampled on the rising edge of the TCLK. To insure the insertion of the bit error or bipolar violation, a "0" should be written in these bit locations before writing a "1".

LOOP-BACK MODES

The chip supports several Loop-Back modes under both Hardware and Host control. In **Hardware** mode the two LOOP1 and LOOP0 pins control the Loop-Back functions for each channel independently according to Table 13.

TABLE 13: LOOP-BACK CONTROL IN HARDWARE MODE

LOOP1	LOOP0	LOOP-BACK MODE
0	0	None
0	1	Analog
1	0	Remote
1	1	Digital

In **Host** mode the Loop-Back functions are controlled by the three LOOP2, LOOP1 and LOOP0 interface bits. Each channel can be programmed independently according to Table 14.


TABLE 14: LOOP-BACK CONTROL IN HOST MODE

LOOP2	LOOP1	LOOP0	LOOP-BACK MODE
0	Х	Х	None
1	0	0	Dual
1	0	1	Analog
1	1	0	Remote
1	1	1	Digital

ANALOG LOOP-BACK (ALOOP)

With Analog Loop-Back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Analog Loop-Back exercises most of the functional blocks of the XRT83L38 including the jitter attenuator which can be selected in either the transmit or receive paths. Analog Loop-Back is shown in Figure 9.

FIGURE 9. ANALOG LOOP-BACK SIGNAL FLOW




In this mode, the jitter attenuator (if selected) can be placed in the transmit or receive path

REMOTE LOOP-BACK (RLOOP)


With Remote Loop-Back activated, receive data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and receive data will continue to be available at their respective output pins. Remote Loop-Back with jitter attenuator selected in the receive path is shown in Figure 10.

FIGURE 10. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



In the Remote Loop-Back mode if the jitter attenuator is selected in the transmit path, the receive data after the Clock and Data Recovery block is looped back to the transmit path and passes through the jitter attenuator using RCLK as transmit timing. In this mode transmit clock and data are also ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with the jitter attenuator selected in the transmit path is shown in Figure 11.


FIGURE 11. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



DIGITAL LOOP-BACK (DLOOP)

Digital Loop-Back or Local Loop-Back allows the transmit clock and data to be looped back to the corresponding receiver output pins through the encoder/decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as a pure jitter attenuator. The Digital Loop-Back signal flow is shown in Figure 12

FIGURE 12. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH




OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR **PRELIMINARY** REV. P1.2.3

DUAL LOOP-BACK

Figure 13 depicts the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-Back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins.

FIGURE 13. SIGNAL FLOW IN DUAL LOOP-BACK MODE



MICROPROCESSOR INTERFACE

XRT83L38 is equipped with a microprocessor interface for easy device configuration. The parallel port of the XRT83L38 is compatible with both Intel and Motorola address and data buses. The XRT83L38 has

an 8-bit address ADD[7:0] input and 8-bit bi-directional data bus D[7:0]. The signals required for a generic microprocessor to access the internal registers are described in Table 15.

TABLE 15: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

D[7:0]	Data Input (Outpu	Data Input (Output): 8 bits bi-directional Read/Write data bus for register access.								
ADD[7:0]	Address Input: 8	bit address to	select intern	al register location.						
PTS1 PTS2	Processor Type Select:									
		PTS1	PTS2	μР Туре						
		0	0	68HC11, 8051, 80C188 (async.)						
		0	1	Motorola 68K (async.)						
		1	0	Intel x86 (sync.)						
		1	1	Intel i960, Motorola 860 (sync.)						
			-							
PCLK				onous microprocessor operation. Maxi for asynchronous microprocessor ope						
ALE_AS	Address Latch Input (Address Strobe): -Intel bus timing, the address inputs are latched into the internal register on the falling edge of ALEMotorola bus timing, the address inputs are latched into the internal register on the falling edge of AS.									
CS	Chip Select Input	: This signal r	nust be low i	n order to access the parallel port.						
RD_DS		low pulse on		read operation when $\overline{\text{CS}}$ pin is low. cates a read or write operation when $\overline{\text{C}}$	S pin is low.					
WR_R/W		low pulse on ng, a high puls	se on R/W se	a write operation when \overline{CS} pin is low. lects a read operation and a low pulse	e on R/W selects a					
RDY_DTACK	-Intel bus timing, Ration.	-Motorola bus timing, DTACK is asserted low to indicate the XRT83L38 has completed a read or write								
ĪNT				indicate an interrupt caused by an ala pin can be blocked by the contents of						

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

MICROPROCESSOR REGISTER TABLES

The microprocessor interface consists of 256 addressable locations. Each channel uses 16 dedicated 8 byte registers for independent programming and control. There are four additional registers for global control of all channels and two registers for device identi-

fication and revision numbers. The remaining registers are for factory test and future expansion. The control register map and the function of the individual bits are summarized in Table 16 and Table 17 respectively.

TABLE 16: MICROPROCESSOR REGISTER ADDRESS

REGISTER NUMBER	Regi	STER ADDRESS	Function
REGISTER NUMBER	HEX	BINARY	FUNCTION
0 - 15	0x00 - 0x0F	00000000 - 00001111	Channel 0 Control Registers
16 - 31	0x10 -0x1F	00010000 - 00011111	Channel 1 Control Registers
32 - 47	0x20 - 0x2F	00100000 - 00101111	Channel 2 Control Registers
48 - 63	0x30 - 0x3F	00110000 - 00111111	Channel 3 Control Registers
64 - 79	0x40 - 0x4F	01000000 - 01001111	Channel 4 Control Registers
80 - 95	0x50 - 0x5F	01010000 - 01011111	Channel 5 Control Registers
96-111	0x60 - 0x6F	01100000 - 01101111	Channel 6 Control Registers
112 - 127	0x70 - 0x7F	01110000 - 01111111	Channel 7 Control Registers
128 - 131	0x80 - 0x83	10000000 - 10000011	Command Control registers for all 8 channels
132 -139	0x84 - 0x8B	10000100 - 10001011	R/W registers reserved for testing channels 0-3
140 - 195	0x8C - 0xC3	10001100 - 11000011	Reserved
196 - 203	0xC4 - 0xCB	11000100 - 11001011	R/W registers reserved for testing channels 4 - 7
204 - 253	0xCC - 0xFD	11001100 - 11111101	Reserved
254	0xFE	11111110	Device "ID"
255	0xFF	11111111	Device "Revision ID"

TABLE 17: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG.#	Address	REG. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Channel 0 Control Registers										
0	00000000 Hex 0x00	R/W	Reserved	Reserved	Reserved	EQC4_n	EQC3_n	EQC2_n	EQC1_n	EQC0_n
1	00000001 Hex 0x01	R/W	RXTSEL_n	TXTSEL_n	TERSEL1_n	TERSEL0_n	JASEL1_n	JASEL0_n	JABW_n	FIFOS_n
2	00000010 Hex 0x02	R/W	INVQRSS_n	TXTEST2_n	TXTEST1_n	TXTEST0_n	TXON_n	LOOP2_n	LOOP1_n	LOOP0_n
3	00000011 Hex 0x03	R/W	NLCDE1_n	NLCDE0_n	CODES_n	RXRES1_n	RXRES0_n	INSBPV_n	INSBER_n	TRATIO_n
4	00000100 Hex 0x04	R/W	GCHIE_n	DMOIE_n	FLSIE_n	LCVIE_n	NLCDIE_n	AISDIE_n	RLOSIE_n	QRPDIE_n
5	00000101 Hex 0x05	RO	GCHI _n	DMO_n	FLS_n	LCV_n	NLCD_n	AISD_n	RLOS_n	QRPD_n

PRELIMINARY REV. P1.2.3

TABLE 17: MICROPROCESSOR REGISTER BIT DESCRIPTION

REG. #	Address	REG. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Вп 1	Віт 0
6	00000110 Hex 0x06	RUR	GCHIS_n	DMOIS_n	FLSIS_n	LCVIS_n	NLCDIS_n	AISDIS_n	RLOSIS_n	QRPDIS_n
7	00000111 Hex 0x07	RO	Reserved	Reserved	CLOS5_n	CLOS4_n	CLOS3_n	CLOS2_n	CLOS1_n	CLOS0_n
8	00001000 Hex 0x08	R/W	Х	B6S1_n	B5S1_n	B4S1_n	B3S1_n	B2S1_n	B1S1_n	B0S1_n
9	00001001 Hex 0x09	R/W	Х	B6S2_n	B5S2_n	B4S2_n	B3S2_n	B2S2_n	B1S2_n	B0S2_n
10	00001010 Hex 0x0A	R/W	Х	B6S3_n	B5S3_n	B4S3_n	B3S3_n	B2S3_n	B1S3_n	B0S3_n
11	00001011 Hex 0x0B	R/W	Х	B6S4_n	B5S4_n	B4S4_n	B3S4_n	B2S4_n	B1S4_n	B0S4_n
12	00001100 Hex 0x0C	R/W	Х	B6S5_n	B5S5_n	B4S5_n	B3S5_n	B2S5_n	B1S5_n	B0S5_n
13	00001101 Hex 0x0D	R/W	Х	B6S6_n	B5S6_n	B4S6_n	B3S6_n	B2S6_n	B1S6_n	B0S6_n
14	00001110 Hex 0x0E	R/W	Х	B6S7_n	B5S7_n	B4S7_n	B3S7_n	B2S7_n	B1S7_n	B0S7_n
15	00001111 Hex 0x0F	R/W	Х	B6S8_n	B5S8_n	B4S8_n	B3S8_n	B2S8_n	B1S8_n	B0S8_n
			Reset 0	Reset 0 Reset						
Command	Control Glo	bal Regis	sters for all 8 c	hannels	<u> </u>		Į.	<u> </u>		
16-31	16-31 00001xxxx Hex 0x10- 0x1F R/W Channel 1Control Register (see Registers 0-15 for description)									
32-47	00010xxxx Hex 0x20- ox2F	R/W	Channel 2 Co	ntrol Register (s	see Registers 0-	15 for description	n)			
48-63	00011xxxx Hex 0x30- 0x3F	R/W	Channel 3 Co	ntrol Register (s	see Registers 0-	15 for description	n)			
64-79	0100xxxx Hex 0x40- 0x4F	R/W	Channel 4 Co	ntrol Register (s	see Registers 0-	15 for description	n)			
80-95	0101xxxx Hex 0x50- 0x5F	R/W	Channel 5 Co	ntrol Register (s	see Registers 0-	15 for description	n)			
96-111	0110xxxx Hex 0x60- 0x6F	R/W	Channel 6 Co	ntrol Register (s	see Registers 0-	15 for description	າ)			
112-127	0111xxxx Hex 0x70- 0x7F	R/W	Channel 7 Co	ntrol Register (s	see Registers 0-	15 for description	า)			
128	10000000 Hex 0x80	R/W	SR/DR	ATAOS	RCLKE	TCLKE	DATAP	Reserved	GIE	SRESET
129	10000001 Hex 0x81	R/W	Reserved	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	RXMUTE	EXLOS	ICT
130	10000010 Hex 0x82	R/W	TxONCNTL	TERCNTL	Reserved	Reserved	MONITOR_3	MONITOR_2	MONITOR_ 1	MONITOR_0
131	10000011 Hex 0x83	R/W	GAUGE1	GAUGE0	Reserved	Reserved	SL_1	SL_0	EQG_1	EQG_0

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

TABLE 17: MICROPROCESSOR REGISTER BIT DESCRIPTION

7.1 1.2.0

REG.#	Address	REG. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Test Regis	sters for char	nnels 0 - 3	3							
132	10000100	R/W	Test byte 0							
133	10000101	R/W	Test byte 1							
134	10000110	R/W	Test byte 2							
135	10000111	R/W	Test byte 3							
136	10001000	R/W	Test byte 4							
137	10001001	R/W	Test byte 5							
138	10001010	R/W	Test byte 6							
139	10001011	R/W	Test byte 7							
Unused Ro	egisters		•							
140-195	110000xx									
Test Regis	sters for char	nnels 4 - 7	7							
196	11000100	R/W	Test byte 0							
197	11000101	R/W	Test byte 0							
198	11000110	R/W	Test byte 0							
199	11000111	R/W	Test byte 0							
200	11001000	R/W	Test byte 0							
201	11001001	R/W	Test byte 0							
202	11001010	R/W	Test byte 0							
203	11001011	R/W	Test byte 0							
Unused Ro	egisters									
204	11001100									
253	11111101									
ID Registe	ers									
254	11111110 Hex 0xFE	RO	DEVICE ID							
255	11111111 Hex 0xFF	RO	DEVICE "Rev	ision ID"						

MICROPROCESSOR REGISTER DESCRIPTIONS

TABLE 18: MICROPROCESSOR REGISTER 0 BIT DESCRIPTION

REGISTER ADDRESS 00000000 00010000 00100000 00110000 0100000 01010000 01110000 BIT #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6	Reserved		R/W	
D5	Reserved		R/W	0
D4	EQC4_n	Equalizer Control bit 4: This bit together with EQC3-0 are used for controlling transmit pulse shaping, transmit line buildout (LBO), receive monitoring and also T1 or E1 Mode of operation. See Table 4 for description of Equalizer Control bits.	R/W	0
D3	EQC3_n	Equalizer Control bit 3: See bit 4 description for function of this bit	R/W	0
D2	EQC2_n	Equalizer Control bit 2: See bit 4 description for function of this bit	R/W	0
D1	EQC1_n	Equalizer Control bit 1: See bit 4 description for function of this bit	R/W	0
D0	EQC0_n	Equalizer Control bit 0: See bit 4 description for function of this bit	R/W	0

TABLE 19: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION

REGISTER ADDRESS 00000001 00010001 00100001 00110001 01000001 01010001 01110001	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7				REGISTER TYPE	RESET VALUE		
D7	RXTSEL_n	used t	ver Terminat o select betwo odes for the re	R/W	0			
			RXT	SEL F	X Termination]		
				0	External			
				1	Internal			
D6	TXTSEL_n	used t	o select betwe	een the inte	In Software mode rnal and external ccording to the fol	line termina-	R/W	0
			ТХТ	SEL 1	X Termination			
				0	External			
				1	Internal			
D5	TERSEL1_n	In Hos and R	XTSEL = "1")	n internal te TERSEL1-	ct1: rmination mode, (7 0 control the trans according to the f	mit and	R/W	0
			TERSEL1	TERSEL	0 Terminati	ion		
			0	0	100Ω			
			0	1	110Ω			
			1	0	75Ω			
			1					
		each r the co In the	eceiver is rea mbination of i	lized comp nternal and nation mod	e, the receiver terretely by internal reone fixed externale, the transmitter of er.	esistors or by I resistor.		

TABLE 19: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION

D4	TERSEL0_n	Termination	Impedance	Select bit 0):	R/W	0		
D3	JASEL1_n	FIFOS bits a	re used to se r of each cha	ASEL1, JASEL0 and O depth and place the jit- ndently in the transmit or	R/W	0			
		JASEL1_n bit D3	JASEL1_n JASEL0_n FIFOS_n bit D3 bit D2 bit D0 JA Path						
		0	0	0	JA Disabled				
		0	0	1	JA Disabled				
		0	1	0	Transmit - 32bit FIFO				
		0	1	1	Transmit - 64bit FIFO				
		1	0	0	Receive - 32bit FIFO				
		1	1 0 1 Receive - 64bit FIFO						
		1	1	0	Receive - 32bit FIFO				
		1	1	1	Receive - 64bit FIFO				
D2	JASEL0_n	Jitter Attenu function of th		bit 0: See de	escription of bit 3 for the	R/W	0		
D1	JABW_n	Jitter Attenuto "1" to select 1 mode. The Set this bit to uator in E1 m is permanent on the Bandy	ct a 1.5Hz Ba e FIFO lengt "0" to select node. In T1 m ly set to 3Hz,	R/W	0				
D0	FIFOS_n	FIFO Size Sethis bit.	elect: See de	escription of	bit D3 for the function of	R/W	0		

TABLE 20: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION

REGISTER ADDRESS 00000010 00010010 00100010 00110010 01000010 01100010 01110010 BIT #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7		Function						
D7	INVQRSS_n	Invert QRSS Pa this bit inverts the a "0" sends the 0	e polarity of tra	ansmitted QR	SS pattern. Writi		0		
D6	TXTEST2_n	Transmit Test Pa TXTEST0 are us according to the	sed to generat	e and transm		nd R/W	0		
		TXTEST2	TXTEST1	TXTEST0	Test Pattern				
		0	Х	Х	No Pattern				
		1	0	0	TDQRSS				
		1	0	1	TAOS				
		1	1	0	TLUC				
		1	1	1	TLDC				
		tion when activa generation and can a T1 system QR sequence (PRB a E1 system, QF TAOS (Transmit transmission of a number n. TLUC (Transmit tion enables the transmitted to th When Network L XRT83L38 will a vated) in order to automatically when Back request. TLDC (Transmit condition enable	TDQRSS (Transmit/Detect Quasi-Random Signal): This condition when activated enables Quasi-Random Signal Source generation and detection for the selected channel number n. In a T1 system QRSS pattern is a 2 ²⁰ -1 pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. In a E1 system, QRSS is a 2 ¹⁵ -1 PRBS pattern. TAOS (Transmit All Ones): Activating this condition enables the ransmission of an All Ones Pattern from the selected channel number n. TLUC (Transmit Network Loop-Up Code): Activating this condition enables the Network Loop-Up Code of "00001" to be ransmitted to the line for the selected channel number n. When Network Loop-Up code is being transmitted the KRT83L38 will automatically disable the NLCDAE bit (if activated) in order to avoid activating Remote Digital Loop-Back automatically when the remote terminal responds to the Loop-						
D5	TXTEST1_n	Transmit Test p		See descriptio	n of bit 6 for the	R/W	0		

PRELIMINARY REV. P1.2.3

TABLE 20: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION

D4	TXTEST0_n	Transmit Test function of this		scription of bit 6 for the	R/W	0		
D3	TXON_n	Transmitter C Transmit Secti mit Section of driver outputs dancy applicat	on of chanr channel n. will be tri-s		0			
D2	LOOP2_n		ts control th	ne Loop-Ba	gether with the LOOP1 ck modes of the chip			
		LOOP2	LOOP1	LOOP0	Loop-Back Mode			
		0	Х	Х	No Loop-Back			
		1	0	0	Dual Loop-Back			
		1	0	1	Analog Loop-Back			
		1	1	0	Remote Loop-Back			
		1	1	1	Digital Loop-Back			
D1	LOOP1_n	Loop-Back co	Loop-Back control bit 1: See description of bit 2 for the function of this bit.					
D0	LOOP0_n	Loop-Back co	ontrol bit 0	: See descr	iption of bit 1 for the fund	- R/W	0	

TABLE 21: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION

REGISTER ADDRESS 00000011 00010011 00100011 00110011 01000011 01010011 01110011 BIT #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7		Function							
D7	NLCDE1_n	Network Loop C This bit together value of each chan	with NLCDE0_n	Enable Bit 1: control the Loop-Code detec	R/W	0				
		NLCDE1	NLCDE0	Function						
		0	0	Disable Loop-code detection						
		0	1	Detect Loop-Up code in receive data						
		1	0	Detect Loop-Down code in receive data						
		1	1	Automatic Loop-Code						
		NLCDE0 = "0", the receive data tively. When the produced for more set to "1" and if the initiated. The Host function manually Setting the NLC Automatic Loop-Ovation mode. As interface bit is resitor the receive detern is detected for "1", Remote Loop cally programme Loop_Down code stops receiving the condition is removed.	When NLCDE1 ="0" and NLCDE0 = "1" or NLCDE1 = "1" and NLCDE0 = "0", the chip is manually programmed to monitor he receive data for the Loop-Up or Loop-Down code respectively. When the presence of the "00001" or "001" pattern is detected for more than 5 seconds, the status of the NLCD bit is set to "1" and if the NLCD interrupt is enabled, an interrupt is nitiated. The Host has the option to control the Loop-Back unction manually. Setting the NLCDE1 = "1" and NLCDE0 = "1" enables the Automatic Loop-Code detection and Remote Loop-Back activation mode. As this mode is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to montor the receive data for the Loop-Up code. If the "00001" pattern is detected for longer than 5 seconds, the NLCD bit is set 1", Remote Loop-Back is activated and the chip is automatically programmed to monitor the receive data for the Loop_Down code. The NLCD bit stays set even after the chip stops receiving the Loop-Up code. The Remote Loop-Back condition is removed when the chip receives the Loop-Down code for more than 5 seconds or if the Automatic Loop-Code							
D6	NLCDE0_n	Network Loop C	Network Loop Code Detection Enable Bit 0:							
D5	CODES_n	decoding for char	iis bits selects HI nnel number n. V	ELECT: DB3 or B8ZS encoding and Vriting "1" selects an AMI tive when single rail mode is	R/W	0				

TABLE 21: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION

D4	RXRES1-n	bit along with th	Receive External Resistor Control Pin 1: In Host mode this bit along with the RXRES0-n bit selects the value of the external Receive fixed resistor according to the following table:					
		RXRES1_n	RXRES0_n	Required Fixed External RX Resistor				
		0	0	No external Fixed Resistor				
		0	1	60Ω				
		1	0	52.5Ω				
		1	1	37.5Ω				
D3	RXRES0-n		nal Resistor Con ion of D4 the RXF	trol Pin 0: For function o	f this	R/W	0	
D2	INSBPV_n	"0" to "1", a bipo stream of the se be inserted eith operating in sing on the rising ed Note: To ensur	Insert Bipolar Violation: When this bit this bit transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream of the selected channel number n. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this bit is sampled on the rising edge of the respective TCLKn. Note: To ensure the insertion of a bipolar violation, a "0" should be written in this bit location before writing a "1".					
D1	INSBER_n	tions from "0" to ted QRSS patte of this bit is san TCLKn. Note: To ensur	Insert Bit Error: With TDQRSS enabled, when this bit transitions from "0" to "1", a bit error will be inserted in the transmitted QRSS pattern of the selected channel number n. The state of this bit is sampled on the rising edge of the respective TCLKn. Note: To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".					
D0	TRATIO_n	setting this pin ' transmitter. A "L ratio to 1:2.45. I transformer ratio	Transformer Ratio Select: In the external termination mode, setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the transmitter transformer ratio to 1:2.45. In the internal termination mode the transmitter transformer ratio is permanently set to 1:2 and the state of this bit has no effect.					

TABLE 22: MICROPROCESSOR REGISTER 4 BIT DESCRIPTION

REGISTER ADDRESS 00000100 00010100 00100100 00110100 01000100 01010100 01100100	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	FUNCTION	REGISTER TYPE	RESET VALUE
D7	GCHIE_n	Global Channel Interrupt Enable: Writing a "0" into this bit, globally masks all the interrupt requests for the selected channel. Writing a "1" into this bit removes the global mask and returns the interrupt control function to the respective Interrupt mask register.	R/W	0
D6	DMOIE_n	DMO Interrupt Enable: Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it.	R/W	0
D5	FLSIE_n	FIFO Limit Status Interrupt Enable: Writing a "1" to this bit enables interrupt generation when the FIFO limit is within to 3 bits, writing a "0" to masks it.	R/W	0
D4	LCVIE_n	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it.	R/W	0
D3	NLCDIE_n	Network Loop-Code Detection Interrupt Enable: Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it.	R/W	0
D2	AISDIE_n	AIS Interrupt Enable: Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it.	R/W	0
D1	RLOSIE_n	Receive Loss of Signal Interrupt Enable: Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it.	R/W	0
D0	QRPDIE_n	QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.	R/W	0

TABLE 23: MICROPROCESSOR REGISTER 5 BIT DESCRIPTION

REGISTER ADDRESS 00000101 00010101 00100101 00110101 010010	Name	FUNCTION	REGISTER TYPE	RESET VALUE
D7	GCHI_n	Global Channel Interrupt: This bit is set to a "1" to indicate that an Interrupt has been generated by this channel.	RO	0
D6	DMO_n	Driver Monitor Output: This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO for the corresponding channel. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D5	FLS_n	FiFo Limit Status: This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0

TABLE 23: MICROPROCESSOR REGISTER 5 BIT DESCRIPTION

	IABL	E 23: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION		
D4	LCV_n	Line Code Violation: This bit is set to a "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D3	NLCD_n	Network Loop-Code Detection: This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes. In the Manual Loop-Code detection mode,(NLCDE1 = "0" and NLCDE0 = "1" or NLCDE1 = "1" and NLCDE0 = "0") this bit get set to "1" as soon as the Loop-Up ("00001") or Loop_Down ("001") code is detected in the receive data for longer than 5 seconds. The NLCD bit stays in the "1" state for as long as the chip detects the presence of the Loop-code in the receive data and it is reset to "0" as soon as it stops receiving it. In this mode, if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of the NLCD. When the Automatic Loop-code detection mode (NLCDE1 = "1" and NLCDE0 ="1") is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data.Detecting the "001" pattern also results in resetting the NLCD interface bit and initiating an interrupt provided the NLCD interface bit and initiating an interrupt provided the NLCD interrupt enable bit is active.When programmed in Automatic detection mode, the NLCD interface bit stays "High" for the entire time the Remote Loop-Back is active and initiate an interrupt anytime the status of the NLCD bit changes. In this mode, the Host can monitor the state of the NLCD bit to determine if the Remote Loop-Back is activated.	RO	0
D2	AISD_n	Alarm Indication Signal Detect: This bit is set to a "1" to indicate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector of channel n. If the AISDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D1	RLOS_n	Receive Loss of Signal: This bit is set to a "1" to indicate that the receive input signal is lost. The value of this bit is based on the current status of the receive input signal of channel n. If the RLOSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D0	QRPD_n	Quasi-random Pattern Detection: This bit is set to a "1" to indicate the receiver is currently in synchronization with QRSS pattern. The value of this bit is based on the current status of Quasi-random pattern detector of channel n. If the QRPDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0

TABLE 24: MICROPROCESSOR REGISTER 6 BIT DESCRIPTION

REGISTER ADDRESS 00000110 00010110 00100110 00110110 01000110 01010110 01110110	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			
D7	GCHIS_n	Global Channel Interrupt Status: This bit is set to a "1" every time the status of GCHI for this channel has changed since last read. Note: This bit is reset upon read.	RUR	0
D6	DMOIS_n	Driver Monitor Output Interrupt Status: This bit is set to a "1" every time when DMO status has changed since last read. Note: This bit is reset upon read.	RUR	0
D5	FLSIS_n	FIFO Limit Interrupt Status: This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read. Note: This bit is reset upon read.	RUR	0
D4	LCVIS_n	Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read. Note: This bit is reset upon read.	RUR	0
D3	NLCDIS_n	Network Loop-Code Detection Interrupt Status: This bit is set to a "1" every time when NLCD status has changed since last read. Note: This bit is reset upon read.	RUR	0
D2	AISDIS_n	AlS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read. Note: This bit is reset upon read.	RUR	0
D1	RLOSIS_n	Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read. Note: This bit is reset upon read.	RUR	0
D0	QRPDIS_n	Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read. Note: This bit is reset upon read.	RUR	0

REGISTER ADDRESS 00000111 00010111 00100111 00110111 01000111 01100111 01110111	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	Reserved		RO	0
D5	CLOS5_n	Cable Loss bit 5: CLOS5_n -thru-CLOS0_n are the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB).	RO	0
D4	CLOS4_n	Cable Loss bit 4: See description of D5 for function of this bit.	RO	0
D3	CLOS3_n	Cable Loss bit 3: See description of D5 for function of this bit.	RO	0
D2	CLOS2_n	Cable Loss bit 2: See description of D5 for function of this bit.	RO	0
D1	CLOS1_n	Cable Loss bit 1: See description of D5 for function of this bit.	RO	0
D0	CLOS0_n	Cable Loss bit 0: See description of D5 for function of this bit.	RO	0

TABLE 26: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION

REGISTER ADDRESS 00001000 00011000 00101000 00111000 0101000 01011000 01111000	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			
D7	Reserved		R/W	0
D6-D0	B6S1_n - B0S1_n	Transmit Pulse Sample Number 1: This seven bit unsigned binary number represents the magnitude of the first of eight transmit samples in the given transmit period. Here B6S1 represents the Most Significant bit (MSB) and B0S1 represents the Least Significant Bit (LSB).	R/W	0

TABLE 27: MICROPROCESSOR REGISTER 9 BIT DESCRIPTION

REGISTER ADDRESS 00001001 00011001 00101001 00111001 0101001 01011001 01111001 BIT #	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S2_n - B0S2_n	Transmit Pulse Sample Number 2: This seven bit unsigned binary number represents the magnitude of the second of eight transmit samples in the given transmit period. Here B6S2 represents the Most Significant bit (MSB) and B0S2 represents the Least Significant Bit (LSB).	R/W	0

TABLE 28: MICROPROCESSOR REGISTER 10 BIT DESCRIPTION

REGISTER ADDRESS 00001010 00011010 00101010 00111010 0101010 01101010 01111010	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			
D7	Reserved		R/W	0
D6-D0	B6S3_n - B0S3_n	Transmit Pulse Sample Number 3: This seven bit unsigned binary number represents the magnitude of the third of eight transmit samples in the given transmit period. Here B6S3 represents the Most Significant bit (MSB) and B0S3 represents the Least Significant Bit (LSB).	R/W	0

TABLE 29: MICROPROCESSOR REGISTER 11 BIT DESCRIPTION

REGISTER ADDRESS 00001011 00011011 00101011 00111011 010010	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S4_n - B0S4_n	Transmit Pulse Sample Number 4: This seven bit unsigned binary number represents the magnitude of the fourth of eight transmit samples in the given transmit period. Here B6S4 represents the Most Significant bit (MSB) and B0S4 represents the Least Significant Bit (LSB).	R/W	0

TABLE 30: MICROPROCESSOR REGISTER 12 BIT DESCRIPTION

REGISTER ADDRESS 00001100 00011100 00101100 00111100 01001100 01011100 011011	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	FUNCTION	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S5_n - B0S5_n	Transmit Pulse Sample Number 5: This seven bit unsigned binary number represents the magnitude of the fifth of eight transmit samples in the given transmit period. Here B6S5 represents the Most Significant bit (MSB) and B0S5 represents the Least Significant Bit (LSB).	R/W	0

TABLE 31: MICROPROCESSOR REGISTER 13 BIT DESCRIPTION

REGISTER ADDRESS 00001101 00011101 00101101 00111101 01001101 011011	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S6_n - B0S6_n	Transmit Pulse Sample Number 6: This seven bit unsigned binary number represents the magnitude of the sixth of eight transmit samples in the given transmit period. Here B6S6 represents the Most Significant bit (MSB) and B0S6 represents the Least Significant Bit (LSB).	R/W	0

TABLE 32: MICROPROCESSOR REGISTER 14 BIT DESCRIPTION

REGISTER ADDRESS 00001110 00011110 00101110 00111110 01001110 01011110 011011	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S7_n - B0S7_n	Transmit Pulse Sample Number 7: This seven bit unsigned binary number represents the magnitude of the seventh of eight transmit samples in the given transmit period. Here B6S7 represents the Most Significant bit (MSB) and B0S7 represents the Least Significant Bit (LSB).	R/W	0

TABLE 33: MICROPROCESSOR REGISTER 15 BIT DESCRIPTION

REGISTER ADDRESS 00001111 00011111 00101111 00111111 01001111 01011111 011011	CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S8_n - B0S8_n	Transmit Pulse Sample Number 8: This seven bit unsigned binary number represents the magnitude of the last of eight transmit samples in the given transmit period. Here B6S8 represents the Most Significant bit (MSB) and B0S8 represents the Least Significant Bit (LSB).	R/W	0

TABLE 34: MICROPROCESSOR REGISTER 128 BIT DESCRIPTION

REGISTER ADDRESS 10000000	N AME	FUNCTION	REGISTER TYPE	RESET VALUE
Віт #				
D7	SR/DR	Single-rail/Dual-rail Select: Writing a "1" to this bit configures all 8 channels in the XRT83L38 to operate in the Single-rail mode. Writing a "0" configures the XRT83L38 to operate in Dual-rail mode.	R/W	0
D6	ATAOS	Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All Ones data to the line for the channel that detects an RLOS condition. Writing a "0" disables this feature.	R/W	0
D5	RCLKE	Receive Clock Edge: Writing a "1" to this bit selects receive output data of all channels to be updated on the negative edge of RCLK. Wring a "0" selects data to be updated on the positive edge of RCLK.	R/W	0

PRELIMINARY REV. P1.2.3

TABLE 34: MICROPROCESSOR REGISTER 128 BIT DESCRIPTION

D4	TCLKE	Transmit Clock Edge: Writing a "0" to this bit selects transmit data at TPOS/TDATA and TNEG of all channels to be sampled on the falling edge of TCLK. Writing a "1" selects the rising edge of the TCLK for sampling.	R/W	0
D3	DATAP	DATA Polarity: Writing a "0" to this bit selects transmit input and receive output data of all channels to be active-high. Writing a "1" selects an active-low state.	R/W	0
D2	CODES	Encoding and Decoding Select: Writing a "0" to this bit selects HDB3 or B8ZS encoding and decoding for all channels. Writing a "1" selects an AMI coding scheme. This bit is only active when Single-Rail mode is selected.	R/W	0
D1	GIE	Global Interrupt Enable: Writing a "1" to this bit globally enables interrupt generation for all channels. Writing a "0" disables interrupt generation.	R/W	0
D0	SRESET	Software Reset µP Registers: Writing a "1" to this bit longer than 10ms resets all register bits in the microprocessor registers to "0". The reset must be removed by writing a "0" in this bit location in order to initiate a Write operation through the parallel interface. Upon power-up, the content of each register bit is also reset to "0".	R/W	0

TABLE 35: MICROPROCESSOR REGISTER 129 BIT DESCRIPTION

REGISTER ADDRESS 10000001	NAME				FUNCTIO	ON			REGISTER Type	RESET VALUE	
Віт #			THE VALUE								
D7	Reserved								R/W	0	
D6	CLKSEL2	Host mod frequency clock from following t	lock Select Inputs for Master Clock Synthesizer bit 2: In ost mode CLKSEL2-0 are input signals to a programmable equency synthesizer that can be used to generate a master ock from an external accurate clock source according to the illowing table;								
		MCLKE 1/kHz	MCLKT1/ kHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT/ kHz			
		2048	2048	0	0	0	0	2048			
		2048	2048	0	0	0	1	1544			
		2048	1544	0	0	0	0	2048			
		1544	1544	0	0	1	1	1544			
		1544	1544	0	0	1	0	2048			
		2048	1544	0	0	1	1	1544			
		8	Х	0	1	0	0	2048			
		8	Х	0	1	0	1	1544			
		16	Х	0	1	1	0	2048			
		16	х	0	1	1	1	1544			
		56	Х	1	0	0	0	2048			
		56	Х	1	0	0	1	1544			
		64	Х	1	0	1	0	2048			
		64	Х	1	0	1	1	1544			
		128	Х	1	1	0	0	2048			
		128	Х	1	1	0	1	1544			
		256	Х	1	1	1	0	2048			
		256	х	1	1	1	1	1544			
		the maste	Hardware mode the state of these signals are ignored and e master frequency PLL is controlled by the corresponding ardware pins.								
D5	CLKSEL1	Clock Sel descriptio						r bit1: See	R/W	0	

TABLE 35: MICROPROCESSOR REGISTER 129 BIT DESCRIPTION

D4	CLKSEL0	Clock Select inputs for Master Clock Synthesizer bit0: See description of bit D6 for function of this bit.	R/W	0
D3	MCLKRATE	Master clock Rate Select: The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "0", and the T1/J1 clock when MCLKRATE = "1".	R/W	0
D2	RXMUTE	Receive Output Mute: Writing a "1" to this bit, mutes receive outputs at RPOS/RDATA and RNEG/LCV pins to a "0" state for any channel that detects an RLOS condition. Note: RCLK is not muted.	R/W	0
D1	EXLOS	Extended LOS: Writing a "1" to this bit extends the number of zeros at the receive input of each channel before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1).	R/W	0
D0	ICT	In-Circuit-Testing: Writing a "1" to this bit configures all the output pins of the chip in high impedance mode for In-Circuit-Testing. The software ICT function is equivalent to connecting the Hardware pin 117 to ground.	R/W	0

TABLE 36: MICROPROCESSOR REGISTER 130 BIT DESCRIPTION

REGISTER ADDRESS 10000010 BIT #	NAME	FUNCTION	REGISTER TYPE	RESET VALUE
D7	TxONCNTL	Transmit On Control. In Host mode, setting this bit to "1" transfers the control of the Transmit On/Off function to the TxON-n Hardware control pins. Note: This provides a faster On/Off capability for redundancy application.	R/W	0
D6	TERCNTL	Termination Control. In Host mode, setting this bit to "1" transfers the control of the RXTSEL to the RXTSEL Hardware control pin. Note: This provides a faster On/Off capability for redundancy application.	R/W	0



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

TABLE 36: MICROPROCESSOR REGISTER 130 BIT DESCRIPTION

D5-D4		Reserved								
D3	MONITOR_3	rece nectornels. them tion, TRIN nel 7 With itorir	MONITO ng feature ctal line tr	on- in- out di- ind in-	0					
						g Channe	Selection			
			Monitor_3	Monitor_2	Monitor_1 0	Monitor_0	No Monitoring			
			0	0	0	1	Receiver 0			
			0	0	1	0	Receiver 1			
			0	0	1	1	Receiver 2			
			0							
			0							
			0							
			0	1	1	1	Receiver 6			
			1	0	0	0	No Monitoring			
			1	0	0	1	Transmitter 0			
			1	0	1	0	Transmitter 1			
			1	0	1	1	Transmitter 2			
			1	1	0	0	Transmitter 3			
			1	1	0	1	Transmitter 4			
			1	1	1	0	Transmitter 5			
			1	1	1	1	Transmitter 6			
D2	MONITOR_2		ected Mor description		NITOR_3			R/W	0	
D1	MONITOR_1		ected Mor Description	R/W	0					
D0	MONITOR_0		ected Mor description		NITOR_3			R/W	0	



REGISTER ADDRESS 10000000 Bit #	NAME			Fu	NCTI	ON	REGISTER TYPE	RESET VALUE
D7	GUAGE1	This I	Gauge Sele bit together w own in the ta	ith bit D6 a	re u	sed to select wire gauge si	R/W ze	0
			GAUGE1	GAUG	E0	Wire Size		
			0	0		22 and 24 Gauge		
			0	1		22 Gauge		
			1	0		24 Gauge		
			1	1		26 Gauge		
D6	GUAGE0		Gauge Sele bit D7.	ctor Bit 0			R/W	0
D5	Reserved						R/W	0
D4	Reserved						R/W	0
D3	SL_1		r Level Cont vel for the sli			oit and bit D2 control the sl wing table.	ic- R/W	0
			SL_1	SL_0		Slicer Mode		
			0	0 1	Norr	nal		
			0	1	Dec	ease by 5% from Norma	I	
			1	0 1	Incre	ease by 5% from Normal		
			1	1 1	Norr	nal		
D2	SL_0	Slice	r Level Cont	rol bit 0: S	ee c	escription bit D3.	R/W	0
D1	EQG_1	Equa	llizer Gain C ol the gain of	ontrol bit 1 the equaliz	l: Th	is bit together with bit D0 s shown in the table below	R/W	0
		EQG_1 EQG_0 Equalizer Gain						
			0	0	I	Normal		
			0	1		Reduce Gain by 1 dB		
			1	0	Ī	Reduce Gain by 3 dB		
			1	1	I	Normal		
		1		ı	1			

ELECTRICAL CHARACTERISTICS

TABLE 38: ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to + 150°C
Operating Temperature40°C to + 85°C
Supply Voltage0.5V to + 6.0V
Vin0.5V to + 6.0V

TABLE 39: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED)								
PARAMETER	SYMBOL	MIN	ТҮР	Max	Units			
Power Supply Voltage	VDD	3.13	3.3	3.46	V			
Input High Voltage	V _{IH}	2.0	-	5.0	V			
Input Low Voltage	V _{IL}	-0.5	-	0.8	V			
Output High Voltage @ IOH=-2.0mA	V _{OH}	2.4	-	-	V			
Output Low Voltage @IOL=-2.	V _{OL}	-	-	0.4	V			
Input Leakage Current (except Input pins with Pull-up or Pull- down resistor).	Ι _L	-	-	±10	mA			
Input Capacitance	C _I	-	5.0	-	pF			
Output Load Capacitance	C _L	-	-	25	pF			



PRELIMINARY REV. P1.2.3

TABLE 40: XRT83L38 POWER CONSUMPTION

(Vdd=3.3V±5%, T_A=25°C unless otherwise specified)

Mode	SUPPLY	IMPEDANCE	TERMINATION	TRANSFO	RMER RATIO	Түр	Max	Unit	TEST
WIODE	VOLTAGE	IMPLDANCE	RESISTOR	RECEIVER	TRANSMITTER	111	WIAX		Conditions
E1	3.3V	75Ω	6.2Ω	2:1	1:2.42	935 1340		mW mW	50% "1's" 100% "1's"
E1	3.3V	75Ω	9.1Ω	2:1	1:2	910 1140		mW mW	50% "1's" 100% "1's"
E1	3.3V	120Ω	6.2Ω	2:1	1:2.42	825 875		mW mW	50% "1's" 100% "1's"
E1	3.3V	120Ω	9.1Ω	2:1	1:2	760 800		mW mW	50% "1's" 100% "1's"
T1	3.3V	100Ω	3Ω	2:1	1:2.42	1310 1870		mW mW	50% "1's" 100% "1's"
T1	3.3V	100Ω	3Ω	2:1	1:2	1490 2090		mW mW	50% "1's" 100% "1's"
	3.3V					430		mW	All transmitters off

TABLE 41: E1 RECEIVER ELECTRICAL CHARACTERISTICS

(VDD:	(VDD= $3.3V\pm5\%$, $T_A = -40^{\circ}$ to 85° C, unless otherwise specified)								
Parameter	Min	Түр	Max	Unit	TEST CONDITIONS				
Receiver loss of signal:					Cable attenuation @1024KHz				
Number of consecutive zeros before RLOS is set		32							
Input signal level at RLOS	15	20		dB	ITU-G.775, ETSI 300 233				
RLOS De-asserted	12.5			% ones					
Receiver Sensitivity (Short Haul with cable loss)	0		11	dB	With nominal pulse amplitude of 3.0V for 120W and 2.37V for 75Ω application. With -18dB interference signal added.				
Receiver Sensitivity (Long Haul with cable loss)	0		43	dB	With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω application. With -18dB interference signal added.				
Input Impedance		13		kΩ					
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	37 0.2			Ulpp Ulpp	ITU G.823				
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	36	- 0.5	kHz dB	ITU G.736				
Jitter Attenuator Corner Frequency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	-	Hz Hz	ITU G.736				
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	14 20 16	-	-	dB dB dB	ITU-G.703				

(VDD=3.3V±5%, T _A =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED)						
PARAMETER	Min	Түр	Max	Unit	TEST CONDITIONS	
Receiver loss of signal:						
Number of consecutive zeros before RLOS is set	160	175	190			
Input signal level at RLOS	15	20	-	dB	Cable attenuation @772KHz	
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233	
Receiver Sensitivity (Short Haul with cable loss)	0	-	12	dB	With nominal pulse amplitude of 3.0V for 100Ω termination	
Receiver Sensitivity (Long Haul with cable loss) Normal Extended	0	-	36 45	dB dB	With nominal pulse amplitude of 3.0V for 100Ω termination	
Input Impedance		13	-	kΩ		
Jitter Tolerance: 1Hz 10kHz - 100kHz	138 0.4	- -	- -	Ulpp	AT&T Pub 62411	
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude		9.8	- 0.1	KHz dB	TR-TSY-000499	
Jitter Attenuator Corner Frequency (-3dB curve)	-	6		-Hz	AT&T Pub 62411	
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	20 25 25	- - -	dB dB dB		

TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS				
INEQUENCT	G.703/CH-PTT	ETS 300166			
51-102kHz	8dB	6dB			
102-2048kHz	14dB	8dB			
2048-3072kHz	10dB	8dB			

TABLE 44: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

(VDD=3.3V±5%, T _A =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED)						
PARAMETER	Min	Түр	Max	Unit	TEST CONDITIONS	
AMI Output Pulse Amplitude: 75Ω Application 120Ω Application	2.13 2.70	2.37 3.00	2.60 3.30	V V	Transformer with 1:2 ratio and 9.1Ω resistor in series with each end of primary.	
Output Pulse Width	224	244	264	ns		
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703	
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703	
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.	
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	8 14 10	- - -	- - -	dB dB dB	ETSI 300 166, CHPTT	

TABLE 45: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

(VDD=3.3V±5%, T _A =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED)						
PARAMETER	Min	Түр	Max	Unit	TEST CONDITIONS	
AMI Output Pulse Amplitude:	2.4	3.0	3.60	V	Use transformer with 1:2.45 ratio and measured at DSX-1	
Output Pulse Width	338	350	362	ns	ANSI T1.102	
Output Pulse Width Imbalance	-	-	20	-	ANSI T1.102	
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102	
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.	
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	- - -	15 15 15	- - -	dB dB dB		



FIGURE 14. ITU G.703 PULSE TEMPLATE




TABLE 46: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75Ω Resistive (Coax)	120 Ω Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05

FIGURE 15. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)




TABLE 47: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

	MINIMUM CURVE	N	MAXIMUM CURVE
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE
-0.77	05V	-0.77	.05V
-0.23	05V	-0.39	.05V
-0.23	0.5V	-0.27	.8V
-0.15	0.95V	-0.27	1.15V
0.0	0.95V	-0.12	1.15V
0.15	0.9V	0.0	1.05V
0.23	0.5V	0.27	1.05V
0.23	-0.45V	0.35	-0.07V
0.46	-0.45V	0.93	0.05V
0.66	-0.2V	1.16	0.05V
0.93	-0.05V		
1.16	-0.05V		

(VDD=3.3V±5%, TA=25°C, UNLESS OTHERWISE SPECIFIED)							
PARAMETER	SYMBOL	Min	Түр	Max	Units		
E1 MCLK Clock Frequency		-	2.048		MHz		
T1 MCLK Clock Frequency		-	1.544		MHz		
MCLK Clock Duty Cycle		40	-	60	%		
MCLK Clock Tolerance		-	±50	-	ppm		
TCLK Duty Cycle	T _{CDU}	30	50	70	%		
Transmit Data Setup Time	T _{SU}	50	-	-	ns		
Transmit Data Hold Time	T _{HO}	30	-	-	ns		
TCLK Rise Time(10%/90%)	TCLK _R	-	-	40	ns		
TCLK Fall Time(90%/10%)	TCLK _F	-	-	40	ns		
RCLK Duty Cycle	R _{CDU}	45	50	55	%		
Receive Data Setup Time	R _{SU}	150	-	-	ns		
Receive Data Hold Time	R _{HO}	150	-	-	ns		
RCLK to Data Delay	R _{DY}	-	-	40	ns		
RCLK Rise Time(10% to 90%) with 25pF Loading.	RCLK _R	-	-	40	ns		
RCLK Fall Time(90% to 10%) with 25pF Loading.	RCLK _F			40	ns		

FIGURE 16. TRANSMIT CLOCK AND INPUT DATA TIMING





FIGURE 17. RECEIVE CLOCK AND OUTPUT DATA TIMING



MICROPROCESSOR INTERFACE I/O TIMING

INTEL INTERFACE TIMING

The signals used for the Intel microprocessor interface are: Address Latch Enable (ALE), Read Enable (\overline{RD}), Write Enable (\overline{WR}), Chip Select (\overline{CS}), Address and Data bits. The microprocessor interface uses minimum external glue logic and is compatible with

the timings of the 8051 or 80C188 with an 8-16 MHz clock frequency, and with the timings of x86 or i960 family or microprocessors. The interface timing shown in Figure 18 and Figure 19 is described in Table 49.

FIGURE 18. INTEL INTERFACE TIMING (READ)




FIGURE 19. INTEL INTERFACE TIMING (WRITE)




TABLE 49: INTEL INTERFACE TIMING SPECIFICATIONS

Sr.	PARAMETER	SYMBOL	Min	Max	REMARKS
t ₆₄	A8 - A0 Setup Time to ALE_AS Low	4			ns
t ₆₅	A8 - A0 Hold Time from ALE_AS Low.	2			ns
Read O	peration			•	
t ₆₆	RD_DS Pulse Width	260			ns
t ₆₇	Data Valid from RD_DS Low.	240			ns

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.3 PRELIMINARY

TABLE 49: INTEL INTERFACE TIMING SPECIFICATIONS

Sr.	PARAMETER	SYMBOL	Min	Max	REMARKS
t ₆₈	Data Bus Floating from RD_DS High	2			ns
t ₆₉	ALE to RD Time	4			ns
t ₇₀₁	RD Time to "NOT READY" (e.g., RDY_DTCK toggling "Low")			145	ns
t ₇₆	Minimum Time between Read Burst Access (e.g., the rising edge of \overline{RD} to falling edge of \overline{RD})	60			ns
Write Op	perations			'	,
t ₇₁	Data Setup Time to WR_R/W	160			ns
t ₇₂	Data Hold Time from WR_R/W High	0			ns
t ₇₃	Min Time between Write Burst Access (e.g., the rising edge of WR to the falling edge of WR)	60			ns
t ₇₄	ALE to WR Time	4			ns
t ₇₇₀	CS Assertion to falling edge of WR_R/W	20			ns

MOTOROLA INTERFACE TIMING

The signals used in the Motorola microprocessor interface mode are: Address Strobe (AS), Data Strobe (\overline{DS}), Read/Write Enable (R/ \overline{W}), Chip Select (\overline{CS}), Address and Data bits. The interface is compatible

with the timing of a Motorola 68000 microprocessor family with up to 16.67 MHz clock frequency. The interface timing is shown in Figure 20, Figure 21 and Figure 22. The I/O specifications are shown in Table 50.

FIGURE 20. MICROPROCESSOR INTERFACE TIMING - MOTOROLA TYPE PROGRAMMED I/O READ OPERATION




FIGURE 21. MICROPROCESSOR INTERFACE TIMING - MOTOROLA TYPE PROGRAMMED I/O WRITE OPERATION




FIGURE 22. MICROPROCESSOR INTERFACE TIMING - RESET PULSE WIDTH





TABLE 50: MOTOROLA INTERFACE TIMING SPECIFICATION

SR.	PARAMETER	SYMBOL	Min	Max	REMARKS	
Read Ope	erations (see Figure 20)					
t ₇₈	A3 - A0 Setup Time to falling edge of ALE_AS	5			ns	
t ₇₉	Rising edge of RD_DS to rising edge of RDY_DTCK delay	0			ns	
t ₈₀	Rising edge of RDY_DTCK to tristate of D[7:0]	0			ns	
Write Ope	erations (see Figure 21)					
t ₇₈	A3 - A0 Setup Time to falling edge of ALE_AS	5			ns	
t ₈₁	D[7:0] Setup Time to falling edge of RD_DS	10			ns	
t ₈₂	Rising edge of RD_DS to rising edge of RDY_DTCK delay	0			ns	
Reset pu	Reset pulse width - both Motorola and Intel Operations (see Figure 22)					
t ₉₀	Reset pulse width	30			ns	

ORDERING INFORMATION

PACKAGE DIMENSIONS

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83L38IV	208 Pin TQFP(28 x 28 x 1.4 mm)	-40°C to +85°C



Note: The control dimension is the millimeter column

	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.055	0.063	1.40	1.60
A ₁	0.002	0.006	0.05	0.15
A ₂	0.053	0.057	1.35	1.45
В	0.007	0.011	0.17	0.27
С	0.004	0.008	0.09	0.20
D	1.173	1.189	29.80	30.20
D ₁	1.098	1.106	27.90	28.10
е	0.019	7 BSC	0.50	BSC
L	0.018	0.030	0.45	0.75
а	0°	7°	0°	7°



XRT83L38 OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.2

REVISIONS

Rev. A1.0.0 thru A1.0.5 Advanced Versions

Rev. P1.1.0 Preliminary release with modified register tables.

Rev. P1.1.1 Corrected description of RXTSEL pin 83. ...by setting the TERCNTL bit (bit 6) to...

Rev. P1.2.0 Added SL_1, SL_0, EQG_1 and EQG_0 to Control Global Register 131. Separated Microprocessor description table by register number. Moved absolute maximum and Dc electrical characteristics before AC electrical characteristics. Replaced TBD's in electrical ables. Reformated table of contents.

Rev. P1.2.1 Added GAUGE1 and GAUGE0 to Control Global Register 131. Corrected control register binary bits.

P1.2.2 Renamed FIFO pin to GAUGE, edited definition and edited definition of JASEL[1:0] to reflect the FIFO size is selected by the jitter attenuator select.

P1.2.3 Redefined bits D3, D2 and D0 of register 1, in combination these bits set the jitter attenuator path and FIFO size.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2001 EXAR Corporation

Datasheet October 2001.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.