

XRT83L30

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

OCTOBER 2001

GENERAL DESCRIPTION

The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1(1.544Mbps) 100 Ω , E1(2.048Mbps) 75 Ω or 120 Ω and J1 110 Ω applications.

In long-haul applications the XRT83L30 accepts signals that have passed through cables from 0 feet to over 6000 feet in length and have been attenuated by 0 to 45dB at 772kHz in T1 mode or 0 to 43dB at 1024kHz in E1 mode. In T1 applications, the XRT83L30 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements as well as for Channel Service Units (CSU) Line Build Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit pulse generator that can be used for arbitrary output pulse shaping allowing performance improvement over a wide variety of conditions.

The XRT83L30 provides both Serial Host microprocessor interface and Hardware mode for programming and control. Both B8ZS and HDB3 encoding and decoding functions are included and can be disabled as required. On-chip crystal-less jitter attenuator (with a 32 or 64 bit FIFO) can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The XRT83L30 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for 75Ω , 100Ω , 110Ω and 120Ω for both transmitter and receiver. For the receiver this is accomplished by internal resistors or through the combination of one single fixed value external resistor and programmable internal resistors. In the absence of the power supply, the transmit output and receive input are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.


APPLICATIONS

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- · Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks


FEATURES


(See Page 2)





REV. P1.2.4





FEATURES

- Fully integrated single-channel long-haul and shorthaul transceiver for E1,T1 or J1 applications.
- Adaptive Receive Equalizer for cable attenuation of up to 45dB for T1 and 43dB for E1.
- Programmable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces.
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping.
- Programmable Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps.
- Tri-State transmit output and receive input capability for redundancy applications
- Selectable receiver sensitivity from 0 to 36dB or 0 to 45dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz.
- High receiver interference immunity
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for both T1 and E1 modes.
- Supports 75 Ω and 120 Ω (E1), 100 Ω (T1) and 110 Ω (J1) applications.
- Internal and external impedance matching for $75\Omega,100\Omega,\,110\Omega$ and 120Ω .

- Transmit return loss meets or exceeds ETSI 300 166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64bit FIFO Selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder
- QRSS pattern generation and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB
 steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul and longhaul network access specifications in ITU G.703,

XP EXAR

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.4

G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411

- Supports both Hardware and serial Microprocessor interface for programming
- Programmable Interrupt

- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels

XRT83L30

- Single +3.3V Supply Operation
- 64 pin TQFP package
- -40°C to +85°C Temperature Range

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83L30IV	64 Lead TQFP (14 x 20 x 1.4mm)	-40°C to +85°C

FIGURE 3. PIN OUT OF THE XRT83L30




TABLE OF CONTENTS

GENERAL DESCRIPTION	1
APPLICATIONS	1
Features	1
Figure 1. Block Diagram of the XRT83L30 T1/E1/J1 LIU (Host Mode)	1
Figure 2. Block Diagram of the XRT83L30 T1/E1/J1 LIU (Hardware Mode)	2
FEATURES	
ORDERING INFORMATION	3
Figure 3. Pin Out of the XRT83L30	
TABLE OF CONTENTS	1
PIN DESCRIPTIONS BY FUNCTION	
Serial Interface	
Receiver	
TRANSMITTER	
JITTER ATTENUATOR	
CLOCK SYNTHESIZER	
REDUNDANCY SUPPORT	
TERMINATIONS	
ALARM FUNCTION/OTHER	
Power and ground	
FUNCTIONAL DESCRIPTION	
Master Clock Generator	
Figure 4. 7.5dB LBO Pulse Response	
Figure 5. 15dB LBO Fulse Response	10 10
Figure 6. 22.5 dB LBO Isolated Pulse Response	
IABLE 1. MASTER (ILOCK GENERATOR	- 20
TABLE 1: MASTER CLOCK GENERATOR	
RECEIVER	. 20
RECEIVER	. 20
RECEIVER	. 20 20 21
RECEIVER	. 20 20 21 21
RECEIVER	20 20 21 21 21
RECEIVER	20 20 21 21 21 21
RECEIVER RECEIVER INPUT RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR	20 21 21 21 21 21 21
RECEIVER RECEIVER INPUT RECEIVER MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE	20 21 21 21 21 21 21 21
RECEIVER RECEIVER INPUT RECEIVER MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER	. 20 20 21 21 21 21 21 21 22 22
RECEIVER RECEIVER INPUT RECEIVER INPUT RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT	20 20 21 21 21 21 21 22 22
RECEIVER RECEIVER INPUT RECEIVER INPUT RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE	. 20 20 21 21 21 21 21 21 22 22 22
RECEIVER RECEIVER INPUT RECEIVER INPUT RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE HDB3/B8ZS ENCODER	. 20 20 21 21 21 21 21 21 22 22 22 22
RECEIVER RECEIVER INPUT RECEIVER INPUT RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE HDB3/B8ZS ENCODER TABLE 3: EXAMPLES OF HDB3 ENCODING	20 20 21 21 21 21 21 22 22 22 22 22
RECEIVER RECEIVER INPUT RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE HDB3/B8ZS ENCODER TABLE 3: EXAMPLES OF HDB3 ENCODING TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT	20 20 21 21 21 21 21 21 22 22 22 22 22 22 22 23
RECEIVER RECEIVER INPUT RECEIVE INPUT RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE HDB3/B8ZS ENCODER TABLE 3: EXAMPLES OF HDB3 ENCODING TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT TABLE 4: EXAMPLES OF B8ZS ENCODING	20 20 21 21 21 21 21 22 22 22 22 22 23 23
RECEIVER Receiver Input Receiver Monitor Mode Receiver Loss of Signal (LOS) HDB3/B8ZS Decoder RCLK Clock Sampling Edge JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER Digital Data Format TRANSMIT CLock Sampling Edge HDB3/B8ZS Encoder TABLE 3: Examples of HDB3 Encoding TRANSMIT Pulse Shaper & Line Build Out (LBO) circuit TABLE 4: Examples of B8ZS Encoding Driver Failure Monitor (DMO)	20 20 21 21 21 21 21 21 22 22 22 22 22 23 23 23
RECEIVER Receiver INPUT Receive Monitor Mode Receiver Loss of Signal (LOS) HDB3/B8ZS Decoder RCLK Clock Sampling Edge JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE HDB3/B8ZS Encoder TABLE 3: EXAMPLES OF HDB3 Encoding TRANSMIT Pulse Shaper & Line Build Out (LBO) circuit TABLE 4: EXAMPLES OF B8ZS Encoding DRIVER FAILURE MONITOR (DMO) TABLE 5: Receive Equalizer Control and Transmit Line Build-Out Settings	. 20 20 21 21 21 21 21 21 22 22 22 22 22 23 23 23
RECEIVER RECEIVER RECEIVER INPUT RECEIVE MONITOR MODE RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE HDB3/B8ZS ENCODER TABLE 3: EXAMPLES OF HDB3 ENCODING TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT TABLE 4: EXAMPLES OF B8ZS ENCODING DRIVER FAILURE MONITOR (DMO) TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS TRANSMIT AND RECEIVE TERMINATIONS	20 20 21 21 21 21 21 21 22 22 22 22 22 23 23 23 24
RECEIVER RECEIVER INPUT RECEIVE INPUT RECEIVE MONITOR MODE RECEIVE MONITOR MODE RECEIVER LOSS OF SIGNAL (LOS) HDB3/B8ZS DECODER RCLK CLOCK SAMPLING EDGE JITTER ATTENUATOR TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE TRANSMITTER DIGITAL DATA FORMAT TRANSMIT CLOCK SAMPLING EDGE HDB3/B8ZS ENCODER TABLE 3: EXAMPLES OF HDB3 ENCODING TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT TABLE 4: EXAMPLES OF B8ZS ENCODING DRIVER FAILURE MONITOR (DMO) TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS TRANSMIT AND RECEIVE TERMINATIONS RECEIVER	20 20 21 21 21 21 21 21 22 22 22 22 22 23 23 23 24 25
RECEIVER Receive INPUT Receive Monitor Mode Receive Loss of Signal (LOS) HDB3/B8ZS Decoder RCLK Clock Sampling Edge Jitter Attenuator Table 2: Jitter Attenuator Control in Hardware Mode TRANSMITTER Digital Data Format Transmit Clock Sampling Edge HDB3/B8ZS Encoder TABLE 3: Examples of HDB3 Encoding Transmit Pulse Shaper & Line Build Out (LBO) circuit TABLE 4: Examples of B8ZS Encoding Driver Failure Monitor (DMO) Table 5: Receive Equalizer Control and Transmit Line Build-Out Settings Transmit and Receive Termination Mode	20 20 21 21 21 21 21 21 22 22 22 22 23 23 23 24 25 . 25
RECEIVER Receiver Input Receiver Monitor Mode Receiver Loss of Signal (LOS) HDB3/B8ZS Decoder RCLK Clock Sampling Edge Jitter Attenuator Table 2: Jitter Attenuator Control in Hardware Mode TRANSMITTER Digital Data Format Transmit Clock Sampling Edge HDB3/B8ZS Encoder TABLE 3: Examples of HDB3 Encoding Transmit Pulse Shaper & Line Build Out (LBO) circuit Table 4: Examples of B8ZS Encoding Driver Failure Monitor (DMO) Table 5: Receive Equalizer Control and Transmit Line Build-Out Settings Transmit and Receive Termination Mode Table 6: Receive Termination Control	20 20 21 21 21 21 21 22 22 22 22 23 23 23 23 24 25 25 25
RECEIVER Receiver Input Receive Monitor Mode Receiver Loss of Signal (LOS) HDB3/B8ZS Decoder RCLK CLOCK Sampling Edge JITTER ATTENUATOR Table 2: Jitter Attenuator Control in Hardware Mode TRANSMITTER Digital Data Format TRANSMIT CLock Sampling Edge HDB3/B8ZS Encoder TBLE 3: Examples of HDB3 Encoding TRANSMIT Pulse Shaper & Line Build Out (LBO) circuit Table 4: Examples of B8ZS Encoding Driver Failure Monitor (DMO) Table 5: Receive Equalizer Control and Transmit Line Build-Out Settings TRANSMIT AND Receive Termination Mode Thernal Receive Termination Mode Table 6: Receive Termination Control Table 6: Receive Termination Mode Table 6: Receive Termination Control	20 20 21 21 21 21 21 22 22 22 22 23 23 23 23 23 25 25 25
RECEIVER Receiver Input Receiver Monitor Mode Receiver Loss of Signal (LOS) HDB3/B8ZS Decoder RCLK Clock Sampling Edge Jitter Attenuator Table 2: Jitter Attenuator Control in Hardware Mode TRANSMITTER Digital Data Format Transmit Clock Sampling Edge HDB3/B8ZS Encoder TABLE 3: Examples of HDB3 Encoding Transmit Pulse Shaper & Line Build Out (LBO) circuit Table 4: Examples of B8ZS Encoding Driver Failure Monitor (DMO) Table 5: Receive Equalizer Control and Transmit Line Build-Out Settings Transmit and Receive Termination Mode Table 6: Receive Termination Control	20 20 21 21 21 21 21 22 22 22 22 23 23 23 23 25 25 25 25 25 25

XRT83L30

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

XPEXAR

REV. P1.2.4

Figure 8. Simplified Diagram for T1 in the External Termination Mode (RXTSEL=0) TRANSMITTER	
Internal Transmit Termination Mode	
Figure 9. Simplified Diagram for E1 in External Termination Mode (RXTSEL=0)	27
TABLE 9: TRANSMIT TERMINATION CONTROL	27
External Transmit Termination Mode	
TABLE 10: TERMINATION SELECT CONTROL	27
TABLE 11: TRANSMIT TURNS RATIO CONTROL	27
TABLE 12: TRANSMIT TERMINATIONS	28
Figure 10. Transmit Terminations	28
REDUNDANCY	29
Figure 11. One Set of Transformers for Lowest Cost Solution	29
Figure 12. Two Identical Boards for 1+1 Redundancy	29
PATTERN TRANSMIT AND DETECT FUNCTION	
TRANSMIT ALL ONES (TAOS)	
TABLE 13: PATTERN TRANSMISSION CONTROL	
NETWORK LOOP CODE DETECTION AND TRANSMISSION	
TABLE 14: LOOP-CODE DETECTION CONTROL	
TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)	
LOOP-BACK MODES	
TABLE 15: LOOP-BACK CONTROL IN HARDWARE MODE	
ANALOG LOOP-BACK (ALOOP)	
REMOTE LOOP-BACK (RLOOP)	
TABLE 16: LOOP-BACK CONTROL IN HOST MODE	
Figure 13. Analog Loop-back signal flow	
Figure 14. Remote Loop-back mode with jitter attenuator selected in receive path	
Figure 15. Remote Loop-back mode with jitter attenuator selected in transmit path	
DIGITAL LOOP-BACK (DLOOP)	33
Figure 16. Digital Loop-Back mode with jitter attenuator selected in transmit path	
DUAL LOOP-BACK	
Figure 17. Signal flow in Dual loop-back mode	
HOST MODE SERIAL INTERFACE OPERATION	
USING THE MICROPROCESSOR SERIAL INTERFACE	
Figure 18. Microprocessor Serial Interface Data Structure	
TABLE 17: MICROPROCESSOR REGISTER ADDRESS	
TABLE 18: MICROPROCESSOR REGISTER BIT MAP	
TABLE 19: MICROPROCESSOR REGISTER 0 BIT DESCRIPTION	
TABLE 20: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION	
TABLE 21: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION	
TABLE 22: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION	
TABLE 23: MICROPROCESSOR REGISTER 4 BIT DESCRIPTION	
TABLE 24: MICROPROCESSOR REGISTER 5 BIT DESCRIPTION	-
TABLE 25: MICROPROCESSOR REGISTER 6 BIT DESCRIPTION	
	-
TABLE 26: MICROPROCESSOR REGISTER 7 BIT DESCRIPTION	48
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION	
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTION	
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTION	49
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 11 BIT DESCRIPTION	49 49
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 11 BIT DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 12 BIT DESCRIPTION	49 49 49
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTIONTABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTIONTABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTIONTABLE 30: MICROPROCESSOR REGISTER 11 BIT DESCRIPTIONTABLE 31: MICROPROCESSOR REGISTER 12 BIT DESCRIPTIONTABLE 32: MICROPROCESSOR REGISTER 13 BIT DESCRIPTION	49 49 49 50
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTIONTABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTIONTABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTIONTABLE 30: MICROPROCESSOR REGISTER 11 BIT DESCRIPTIONTABLE 31: MICROPROCESSOR REGISTER 12 BIT DESCRIPTIONTABLE 32: MICROPROCESSOR REGISTER 13 BIT DESCRIPTIONTABLE 33: MICROPROCESSOR REGISTER 14 BIT DESCRIPTION	49 49 49 50 50
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTIONTABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTIONTABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTIONTABLE 30: MICROPROCESSOR REGISTER 11 BIT DESCRIPTIONTABLE 31: MICROPROCESSOR REGISTER 12 BIT DESCRIPTIONTABLE 32: MICROPROCESSOR REGISTER 13 BIT DESCRIPTIONTABLE 33: MICROPROCESSOR REGISTER 14 BIT DESCRIPTIONTABLE 33: MICROPROCESSOR REGISTER 14 BIT DESCRIPTIONTABLE 34: MICROPROCESSOR REGISTER 15 BIT DESCRIPTION	49 49 50 50 50
TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTIONTABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTIONTABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTIONTABLE 30: MICROPROCESSOR REGISTER 11 BIT DESCRIPTIONTABLE 31: MICROPROCESSOR REGISTER 12 BIT DESCRIPTIONTABLE 32: MICROPROCESSOR REGISTER 13 BIT DESCRIPTIONTABLE 33: MICROPROCESSOR REGISTER 14 BIT DESCRIPTION	49 49 50 50 50 51

XRT83L30	X EXAR
SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOC	K RECOVERY AND JITTER ATTENUATOR
REV. P1.2.4	PRELIMINARY

	50
TABLE 37: MICROPROCESSOR REGISTER 18 BIT DESCRIPTION	53
ELECTRICAL CHARACTERISTICS	55
TABLE 38: ABSOLUTE MAXIMUM RATINGS	55
TABLE 39: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS(55
TABLE 40: XRT83L30 Power Consumption	56
TABLE 41: E1 RECEIVER ELECTRICAL CHARACTERISTICS	57
TABLE 42: T1 RECEIVER ELECTRICAL CHARACTERISTICS	58
TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT	58
TABLE 44: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS	59
TABLE 45: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS	59
Figure 19. ITU G.703 Pulse Template	
TABLE 46: TRANSMIT PULSE MASK SPECIFICATION	60
Figure 20. DSX-1 Pulse Template (normalized amplitude)	61
TABLE 47: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS	61
TABLE 48: AC ELECTRICAL CHARACTERISTICS	<i>62</i>
Figure 21. Transmit Clock and Input Data Timing	<i>62</i>
Figure 22. Receive Clock and Output Data Timing	
ORDERING INFORMATION	64
PACKAGE DIMENSIONS	64
REVISION HISTORY	65
	•



XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.2.4

PIN DESCRIPTIONS BY FUNCTION

SERIAL INTERFACE

SIGNAL NAME	PIN #	Түре	DESCRIPTION
HW/HOST	20	I	Mode Control Input This pin is used for selecting Hardware or Host Mode to control the device. Leave this pin unconnected or tie "High" to select Hardware Mode . For Host Mode , this pin must be tied "Low". Note: Internally pulled "High" with a 50k Ω resistor.
SDI	21	I	Serial Data Input In Host Mode, this pin is the data input for the Serial Interface.
EQC4			Hardware Mode: Equalizer Control Input 4. See "Control function" on page 13.
SDO	22	0	Serial Data Output In Host Mode, this pin is the output "Read" data for the serial interface.
EQC3		ο	Hardware Mode: Equalizer Control Input 3. See "Control function" on page 13.
SCLK	23	I	Serial Interface Clock Input In Host Mode, this clock signal is used to control data "Read" or "Write" operation for the Serial Interface. Maximum clock frequency is 20MHz.
EQC2			Hardware Mode: Equalizer Control Input 2. See "Control function" on page 13.
<u>cs</u>	24	I	Chip Select Input In Host Mode, tie this pin "Low" to enable communication with the device via the Serial Interface.
EQC1			Hardware Mode: Equalizer Control Input 1. See "Control function" on page 13.
ĪNT	25	0	Interrupt Output (active low) In Host Mode, this pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the IMASK bit to "1" in the command control register.
EQC0		I	Hardware Mode: Equalizer Control Input 0. See "Control function" on page 13. Note: This pin is an open drain output and requires an external $10k\Omega$ pull-up resistor.

RECEIVER

SIGNAL NAME	PIN #	Түре	DESCRIPTION
RLOS	63	0	Receiver Loss of Signal This signal is asserted 'High' for at least one RCLK cycle to indicate loss of signal at the receive input.
RCLK	64	0	Receiver Clock Output

XRT83L30

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.4 PRELIMINARY

XPEXAR

SIGNAL NAME	PIN #	Түре	DESCRIPTION
RNEG	1	0	Receiver Negative Data Output In dual rail mode, this signal is the receiver negative-rail output data.
LCV			Line Code Violation Output In single-rail mode, this signal goes 'High' for one RCLK cycle to indicate a code violation is detected in the received data. If AMI coding is selected, every bipolar violation received will cause this pin to go "High".
RPOS	2	0	Receiver Positive Data Output In dual-rail mode , this signal is the receive positive-rail output data sent to the Framer.
RDATA			Receiver NRZ Data Output In single-rail mode , this signal is the receive NRZ format output data sent to the Framer.
RTIP	4	I	Receiver Differential Tip Positive Input Positive differential receive input from the line.
RRING	5	I	Receiver Differential Ring Negative Input Negative differential receive input from the line.
RXMUTE	50	I	Receive Muting. In Hardware Mode, connect this pin 'High' to mute RPOS and RNEG outputs to a "Low" state upon receipt of LOS condition to prevent data chattering. Connect this pin to 'Low' to disable muting function. Note: Internally pulled "High" with $50k\Omega$ resistor.
RCLKE	53	I	Receive Clock Edge. In Hardware Mode, with this pin set to 'High' the output receive data is updated on the falling edge of RCLK. With this pin tied 'Low', output data are updated on the rising edge of RCLK. Note: Internally pulled "Low" with a 50k Ω resistor.

XPEXAR

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

XRT83L30

TRANSMITTER

SIGNAL NAME	Pin #	Түре	DESCRIPTION
TTIP	8	0	Transmitter Tip Output Positive differential transmit output to the line.
TRING	10	0	Transmitter Ring Output Negative differential transmit output to the line.
TPOS	61	I	Transmitter Positive Data Input In dual-rail mode , this signal is the positive-rail input data for the transmitter.
TDATA			Transmitter Data Input In single-rail mode , this pin is used as the NRZ input data for the transmit- ter. Note: Internally pulled "High" with a 50k Ω resistor.
TNEG	62	I	Transmitter Negative NRZ Data Input In dual-rail mode , this signal is the negative-rail input data for the transmit- ter. In single-rail mode, this pin can be left unconnected.
CODES			Coding Select In Hardware Mode and with single-rail mode selected, connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding. Connect- ing this pin "High" selects AMI data format. Note: Internally pulled "High" with a 50k Ω resistor.
TCLK	60	I	Transmitter Clock Input E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm. During normal operation, both in Host Mode and Hardware Mode, TCLK is used for sampling input data at TPOS/TDATA and TNEG/CODES while MCLK is used as the timing reference for the transmit pulse shaping circuit. If TCLK is tied "Low", the transmitter will power down.
TCLKE	57	I	Transmit Clock Edge In Hardware Mode, with this pin set to a "High", transmit input data is sam- pled at the rising edge of TCLK. With this pin tied "Low", input data are sam- pled at the falling edge of TCLK. Note: Internally pulled "Low" with a 50k Ω resistor.
TXON	58	I	Transmitter Turn On In Hardware Mode , setting this pin "High" turns on the Transmit Section. In this mode, when TXON = "0", TTIP and TRING driver outputs will be tri- stated. Note: Internally pulled "Low" with a 50k Ω resistor.

XRT83L30 **EXAR** SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.4* **PRELIMINARY**

SIGNAL NAME	PIN #	Түре	DESCRIPTION					
TXTEST2	54	I	Transmit Test Pattern Pin 2 : This pin together with TXTEST1 and TXTEST0 are used to generate and transmit test patterns according to the following table:					
			TXTEST2	TXTEST1	TXTEST0	Test Pattern		
			0	0	0	Transmit Data		
			0	0	1	TAOS		
			0	1	0	TLUC		
			0	1	1	TLDC		
			1	0	0	TDQRSS		
			1	0	1	TDQRSS & INVQRSS		
			1	1	0	TDQRSS & INSBER		
			1	1	1	TDQRSS & INVQRSS & INSBER		
			 (NLCDE1="1", NLCDE0="1", if activated) in order to avoid activating Remote Digital Loop-back automatically when the remote terminal responds to the Loop-back request. TLDC (Transmit Network LOOP-Down Code). Activating this condition enables the network Loop-Down Code of "001" to be transmitted to the line. 					
			 TDQRSS (Transmit/Detect Quasi-Random Signal): Setting TXTEST2="1" (regardless of the state of TXTEST1 and TXTEST0), enables Quasi-Random Signal Source generation and detection. In a T1 system QRSS pattern is a 2²⁰-1 pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. In a E1 system, QRSS is a 2¹⁵-1 PRBS pattern. When TXTEST2 is "1" and TDQRSS is active, setting TXTEST0 to "1" inverts the polarity of transmitted QRSS pattern. Resetting to "0" sends the QRSS pattern with no inversion. When TXTEST2 is "1" and TDQRSS is active, transitions of TXTEST1 from "0" to "1" results in a bit error to be inserted in the transmitted QRSS pattern. The state of this pin is sampled on the rising edge of TCLK. To ensure the insertion of a bit error, this pin should be reset to a "0" before setting to a "1". When TXTEST2 is "1", TXTEST1 and TXTEST0 affect the transmitted QRSS bit pattern independently. 					
TXTEST1	55	I	Transmit Test Pattern Pin1 See description of TXTEST2 for the function of this bit.					
TXTEST0	56	I	Transmit Test I See description			tion of this bit.		



XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.4

JITTER ATTENUATOR

SIGNAL NAME	Pin #	Түре	DESCRIPTION						
JABW	46	I	Jitter Attenuator Bandwidth In Hardware and E1 mode when TERCNTL/JABW="0" the jitter attenuator bandwidth is 10Hz (normal mode). Setting TERCNTL/JABW to "1" selects a 1.5Hz Bandwidth for the Jitter Attenuator and the FIFO length will be auto- matically set to 64 bits. In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz, and the state of this pin has no effect on the Bandwidth. See table under JASEL1 pin, below. Host Mode: Termination Control. See "Terminations" on page 11.						
						th a 50k Ω re			, ,
JASEL1	47	I	I Jitter Attenuator select bit 0 Jitter Attenuator select bit 1 In Hardware Mode: JASEL0, JASEL1 and JABW pins are used to plac jitter attenuator in the transmit path, the receive path or to disable it and the jitter attenuator bandwidth and FIFO size per the following table.					able it and set	
			JABW	JASEL1	JASEL0	JA Path	JA B T1	N (Hz) E1	FIFO Size T1/E1
			0	0	0	Disabled			
			0	0	1	Transmit	3	10	32/32
			0	1	0	Receive	3	10	32/32
			0	1	1	Receive	3	10	64/64
			1	0	0	Disabled			
			1	0	1	Transmit	3	1.5	32/64
			1	1	0	Receive	3	1.5	32/64
			1	1	1	Receive	3	1.5	64/64
			Note: The	ese pins ar	e internally	pulled "Low	" with 50)kΩ resis	stors.
JASEL0	48	I	Jitter Attenuator select pin 0 See description of JASEL1 for the function of this bit. Note: Internally pulled "Low" with a 50k Ω resistor.						

CLOCK SYNTHESIZER

SIGNAL NAME	PIN #	Түре	DESCRIPTION
MCLKE1	13	Ι	 E1 Master Clock Input This input signal is an independent 2.048MHz clock for E1 system with required accuracy of better than ±50ppm and a duty cycle of 40% to 60%. MCLKE1 is used in the E1 mode. Its function is to provide internal timing for the PLL clock recovery circuit, transmit pulse shaping, jitter attenuator block, reference clock during transmit all ones data and timing reference for the microprocessor in Host Mode operation. The MCLKE1 and MCLKT1 inputs are useful in systems where multiple channels are used, and each channel should have the flexibility to be pro- grammed independently in either T1 or E1 modes. These inputs eliminate the need for an external multiplexor to route the T1 or E1 clocks to the indi- vidual channels based on their operating mode. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. MCLKE1 is also input to a programmable frequency synthesizer that under the control of the CLKSEL0-2 inputs can be used to generate a master clock from an accurate external source. <i>Notes:</i> 1. See pin descriptions for pins CLKSEL0-2.
MCLKT1	14	I	 2. Internally pulled "Low" with a 50kΩ resistor. T1 Master Clock Input This signal is an independent 1.544MHz clock for T1 systems with required accuracy of better than ±50ppm and duty cycle of 40% to 60%. MCLKT1 input is used in the T1 mode. Notes: See MCLKE1 description for further explanation for the usage of this pin. Internally pulled "Low" with a 50kΩ resistor.
MCLKOUT	16	Ο	Synthesized Master Clock Output This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based on the mode of operation.

XRT83L30



SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.4

SIGNAL NAME	PIN #	Түре				DESCRIPT	ION		
CLKSEL2	17	I	Clock Select input for Master Clock Synthesizer pin 2 In Hardware Mode: CLKSEL2-0 are input signals to a programmable fre- quency synthesizer that can be used to generate a master clock from an external accurate clock source according to the following table: In Hardware Mode; The MCLKRATE control signal is generated from the state of EQC0-EQC4 inputs. See Table 4 for description of Transmit Equal- izer Control bits. In Host Mode; The state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits.						
			MCLKE1 (kHz)	MCLKT1 (kHz)	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT (KHz)
			2048	2048	0	0	0	0	2048
			2048	2048	0	0	0	1	1544
			2048	1544	0	0	0	0	2048
			1544	1544	0	0	1	1	1544
			1544	1544	0	0	1	0	2048
			2048	1544	0	0	1	1	1544
			8	Х	0	1	0	0	2048
			8	Х	0	1	0	1	1544
			16	Х	0	1	1	0	2048
			16	Х	0	1	1	1	1544
			56	Х	1	0	0	0	2048
			56	Х	1	0	0	1	1544
			64	Х	1	0	1	0	2048
			64	Х	1	0	1	1	1544
			128	Х	1	1	0	0	2048
			128	Х	1	1	0	1	1544
			256	Х	1	1	1	0	2048
			256	Х	1	1	1	1	1544
			Note: Inte	ernally pul	led "Low" ı	with a 50kg	Ω resistor.		
CLKSEL1	18	I	 Clock Select input for Master Clock Synthesizer pin 1 <i>Notes:</i> See CLKSEL2 description for further explanation for the usage of this pin. Internally pulled "Low" with a 50kΩ resistor. 						
CLKSEL0	19	I	 Clock Select input for Master Clock Synthesizer pin 0 Notes: See CLKSEL2 description for further explanation for the usage of this pin. Internally pulled "Low" with a 50kΩ resistor. 						

REDUNDANCY SUPPORT

SIGNAL NAME	PIN #	Түре	DESCRIPTION
DMO	11	0	Driver Failure Monitor This pin transitions "High" if a short circuit condition is detected in the trans- mit driver, or no transmit output pulse is detected for more than 128 TCLK cycles.

TERMINATIONS

SIGNAL NAME	Pin #	Түре		D	ESCRIPTION	DESCRIPTION			
GAUGE	49	I	In Hardware Mode, nect this pin "Low" to	Twisted Pair Cable Wire Gauge Select In Hardware Mode, connect this pin "High" to select 26 Gauge wire. Con- nect this pin "Low" to select 22 and 24 gauge wire. Note: Internally pulled "Low" with a $50k\Omega$ resistor.					
TRATIO	26	I	Transmitter Transformer Ratio Select In external termination mode, setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the transmitter trans- former ratio to 1:2.45. In the internal termination mode the transmitter trans- former ratio is permanently set to 1:2 and the state of this pin is ignored. Note: Internally pulled "Low" with a 50k Ω resistor.						
RXTSEL	44	I	Receiver Termination Select In Hardware Mode when this pin is "Low" the receive line termination is determined only by the external resistor. When "High", the receive termina- tion is realized by internal resistors or the combination of internal and exter- nal resistors. These conditions are described in the following table;						
				RXTSEL	RX Termination				
				0	External				
				1	Internal				
			Note: This pin is in	nternally pulled	l "Low" with a 50k Ω res	sistor.			
TXTSEL	45	I	Transmit Termination Select In Hardware Mode when this pin is "Low" the transmit line termination is determined only by external resistor. When "High", the transmit termination is realized only by an internal resistor. These conditions are summarized in the following table;						
			TXTSEL TX Termination						
				0 External					
				1	Internal]			
			Note: This pin is in	nternally pulled	l "Low" with a 50k Ω res	sistor.			

XRT83L30



SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.4

SIGNAL NAME	PIN #	Түре	DESCRIPTION					
TERSEL1	43	I	In the Hard and/or RXT	Termination Impedance Select pin 1: In the Hardware Mode and in the Internal Termination Mode (TXTSEL="1" and/or RXTSEL="1") TERSEL1-0 control the transmit and receive termina- tion impedance according to the following table;				
				TERS	SEL1	TERSEL0	Termination	
				C)	0	120Ω	
				C)	1	75Ω	
				1		0	100Ω	
				1		1	110Ω	
TERSEL0	42	I	In the internal termination mode the receive termination is realized com- pletely by internal resistors or the combination of internal and one fixed exter- nal resistor (see description for RXRES1-0 pins). In the internal termination mode the transformer ratio of 1:2 and 2:1 is required for the transmitter and receiver respectively with the transmitter output AC coupled to the trans- former. Termination Impedance Select pin 0:					
			Note: This	s pin is inter	nally p	ulled "Low" v	with a 50k Ω resistor.	
RXRES1	51	I	In Hardwa	re Mode this	s pin al		RXRES0 pin selects to receiver according to the tothe second sec	
				RXRES1	RXRE	S0 R)	K Fixed Resistor	
				0	0	No Ext	ernal Fixed Resistor	
				0	1		60Ω	
				1	0		52.5Ω	
				1	1		37.5Ω	
			N оте: Inte	ernally pulled	l "Low"	with 50k Ω r	esistor.	
RXRES0	52	I	Receive External Resistor Control Pin 0 For function of this pin see description of RXRES1 pin. Note: Internally pulled "Low" with $50k\Omega$ resistor.					
TERCNTL	46	I	Termination Control In the Host Mode when this pin is "high" the transmit and receive termination control functions are transferred to the pins and the state of the corresponding interface bits are ignored. The affected pins are RXTSEL, TXTSEL, RXRES0, RXRES1, TXSEL0 and TXSEL1. When "Low" the control is reverted back to the interface bits.					
JABW			page 8.			w" with a 50	width. See "Jitter Atter kΩ resistor.	nuator" on

CONTROL FUNCTION

RESET	41	I	Hardware Reset (Active "Low") When this pin is tied "Low" for more than 10µs, the device is put in the reset state. Pulling RESET while the ICT pin is also "Low" will put the chip in factory test mode. This condition should never happen during normal operation. Note: Internally pulled "High" with a 50k Ω resistor.					
SR/DR	28	I	In Hardward data format decoder are Connect this	Single-Rail/Dual-Rail Data Format In Hardware Mode, connect this pin "Low" to select transmit and receive data format in dual-rail mode. In this mode, HDB3 or B8ZS encoder and decoder are not available. Connect this pin "High" to select single-rail data format. Note: Internally pulled "Low" with a 50kΩ resistor.				
LOOP1	29	I	In Hardwar	Control pin 1 e Mode , LOOP ⁻ the following ta		o control the Loop-back functions		
				LOOP1	LOOP0	MODE		
				0	0	Normal Mode		
				0	1	Local Loop-Back		
				1	0	Remote Loop-Back		
				1	1	Digital Loop-Back		
			Note: Inter	nally pulled "Lo	w" with a 50k G	resistor.		
LOOP0	30	I	 Loop-back Control pin 0 <i>Notes:</i> See LOOP1 description for further explanation for the usage of this pin. Internally pulled "Low" with a 50kΩ resistor. 					
EQC4/SDI	21	I	Equalizer Control Input pin 4 In Hardware Mode, this pin together with EQC3-EQC0 are used for control- ling the transmit pulse shaping, transmit line build-out (LBO), receive moni- toring and also to select T1, E1 or J1 Modes of operation. See Table 4 for description of Transmit Equalizer Control bits.					
EQC3/SDO	22	I		Equalizer Control Input pin 3 See EQC4/SDI description for further explanation for the usage of this pin.				
EQC2/SCLK	23	I	Equalizer Control Input pin 2 See EQC4/SDI description for further explanation for the usage of this pin.					
EQC1	24	I	Equalizer Control Input pin 1 See EQC4/SDI description for further explanation for the usage of this pin.					
cs			Host Mode: Chip Select Input. See "Serial Interface" on page 4.					
EQC0	25	I		Control Input pi SDI description		anation for the usage of this pin.		
ĪNT			Host Mode	Interrupt Outp	out. See "Seria	al Interface" on page 4.		



XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.4

ALARM FUNCTION/OTHER

SIGNAL NAME	PIN #	Түре			Des	SCRIPTION	
ATAOS	27	I	In Hardw mission o has detection.	Automatic Transmit "All Ones" Pattern In Hardware Mode, a "High" level on this pin enables the automatic trans- mission of an "All Ones" AMI pattern from the transmitter when the receiver has detected an LOS condition. A "Low" level on this pin disables this func- tion. Note: This pin is internally pulled "High" with a 50kΩ resistor.			
ĪCT	59	I	When this state for in Pulling RI test mode	In-Circuit Testing (Active "Low") When this pin is tied "Low", all output pins are forced to a "High" impedance state for in-circuit testing. Pulling $\overrightarrow{\text{RESET}}$ "Low" while $\overrightarrow{\text{ICT}}$ pin is also "Low" will put the chip in factory test mode. This condition should never happen during normal operation. Note: Internally pulled "High" with a 50k Ω resistor.			
NLCDE1	33	I	This pin to	Loop Code I ogether with I owing table:		hable pin 1 ntrol the Loop-Code detection according	
				NLCDE1	NLCDE0	Function	
				0	0	Disable Loop-Code Detection	
				0	1	Detect Loop-Up Code in Receive Data	
				1	0	Detect Loop-Down Code in Receive Data	
				1	1	Automatic Loop-Code Detection	
NLCDE0	34	I		Loop Code I ription of NLC		hable pin 0 function of this pin.	

XRT83L30 **EXAR** SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.4* **PRELIMINARY**

SIGNAL NAME	PIN #	Түре	DESCRIPTION
INSBPV	35	I	Insert Bipolar Violation When this pin transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this pin is sampled on the rising edge of TCLK. Note: To ensure the insertion of a bipolar violation, this pin should be reset to a "0" prior to setting to a "1".
NLCD	38	0	Network Loop-Code Detection Output pin This pin operates differently in the Manual or the Automatic Network Loop- Code detection modes. In the Manual Loop-Code detection mode (NLCDE1 ="0" and NLCDE0 ="1", or NLCDE1 ="1" and NLCDE0 ="0") this pin gets set to "1" as soon as the Loop-Up ("00001") or Loop-Down ("001") code is detected in the receive data for longer than 5 seconds. The NLCD pin stays in the "1" state for as long as the chip detects the presence of the Loop-Code in the receive data and it is reset to "0" as soon as it stops receiving it. When the Automatic Loop-Code detection mode (NLCDE1 ="1" and NLCDE0 ="1") is initiated, the NLCD output pin is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. The NLCD pin is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop-Down Code. The NLCD pin stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip stops receiving the Loop-Up Code. Remote Loop-Back is networe data. Detecting the "001" pattern for longer than 5 seconds in the receive data. Detecting the "001" pattern also results in resetting the NLCD output pin. When programmed in the Automatic detection mode, the NLCD output pin. When programmed in the Automatic detection mode, the NLCD output pin stays "High" for the entire time the Remote Loop-Back is active. In this mode the host can monitor the state of the NLCD pin to determine if Remote Loop
AISD	39	I	Alarm Indication Signal Detect Output pin This pin is set to "1" to indicate that an All Ones Signal is detected by the receiver. The value of this pin is based on the current status of Alarm Indica- tion Signal detector.
QRPD	40	I	Quasi-random Pattern Detection Output pin This pin is set to "1" to indicate that the receiver is currently in synchroniza- tion with the QRSS pattern. The value of this pin is based on the current sta- tus of Quasi-random pattern detector.

XPEXAR

XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

REV. P1.2.4

POWER AND GROUND

SIGNAL NAME	PIN #	Түре	DESCRIPTION
TAGND	7	****	Transmitter Analog Ground
TAVDD	9	****	Transmitter Analog Positive Supply (3.3V \pm 5%)
RAGND	6	****	Receiver Analog Ground
RAVDD	3	****	Receiver Analog Positive Supply (3.3V± 5%)
VDDPLL	12	****	Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)
GNDPLL	15	****	Analog Ground for Master Clock Synthesizer PLL
DVDD	36	****	Digital Positive Supply (3.3V± 5%)
AVDD	31	****	Analog Positive Supply (3.3V± 5%)
DGND	37	****	Digital Ground
AGND	32	****	Analog Ground

FUNCTIONAL DESCRIPTION

The XRT83L30 is a fully integrated single-channel long-haul and short-haul transceiver intended for T1, J1 and E1 systems. Simplified block diagrams of the chip are shown in Figure 1 and Figure 2. The XRT83L30 can receive signals that have been attenuated (0 to 6000 feet cable loss) from 0 to 45dB at 772kHz for T1 and from 0 to 43dB at 1.024MHz for E1 systems.

In T1 applications, the XRT83L30 can generate five selectable transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement as well as four CSU Line Build-Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit output pulse generators that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions. The operation and configuration of the XRT83L30 can be controlled through a serial interface (Host Mode) or Hardware control which provides specific pins to enable each function.

MASTER CLOCK GENERATOR

Using a variety of external sources, the on-chip frequency synthesizer can generate the T1 (1.544MHz) and E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuits.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. This feature is useful in systems where multiple devices are used, and each device should have the flexibility to be programmed independently in T1 or E1 modes based on their operating mode. These inputs eliminate the need for an external multiplexer to route the T1 or E1 clocks to the individual devices. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. MCLKE1 is also the input to a programmable frequency synthesizer that under the control of the CLKSEL2-0 inputs will generate a master clock from the accurate external clock source. T1 and E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL2-0 inputs according to Table 1.

NOTE: EQC4 - EQC3 determine theT1/E1 operating mode. (See table 4 for details.)



Shown below are the output pulse waveforms in the Long-haul mode.

Waveforms are for -7.5dB, -15dB and -22dB LBO.







FIGURE 4. 7.5dB LBO PULSE RESPONSE









The Long-haul transmitter output pulses are generated using a 7-bit internal DAC (6-bits plus sign). The -7.5dB, -15dB and -22db LBO waveforms consist of 32 discrete time segments extending over four consecutive periods of TCLK.

Note that as the LBO attenuation is increased, the pulse amplitude is reduced and stretched out to comply with ANSI T1.403-1993 specifications. Along with the 3 fixed LBO settings shown, a fixed 0dB LBO waveform is also provided.

The 0dB LBO waveform and all Short-haul waveforms extend over one period of TCLK, which is divided into 8 discrete time segments. The amplitude of each time segment is independently programmable using the eight register addresses 01010 through 10001. This allows for arbitrary waveform generation. In addition, five fixed transmit pulse settings are provided for short-haul.

MCLKE1 ĸHz	MCLKT1 ĸHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT KHz
2048	2048	0	0	0	0	2048
2048	2048	0	0	0	1	1544
2048	1544	0	0	0	0	2048
1544	1544	0	0	1	1	1544
1544	1544	0	0	1	0	2048
2048	1544	0	0	1	1	1544
8	х	0	1	0	0	2048
8	х	0	1	0	1	1544
16	х	0	1	1	0	2048
16	х	0	1	1	1	1544
56	х	1	0	0	0	2048
56	х	1	0	0	1	1544
64	х	1	0	1	0	2048
64	х	1	0	1	1	1544
128	х	1	1	0	0	2048
128	х	1	1	0	1	1544
256	х	1	1	1	0	2048
256	x	1	1	1	1	1544

TABLE 1: MASTER CLOCK GENERATOR

In Hardware Mode, the MCLKRATE control signal is generated from the EQC0-EQC4 inputs based on the selected mode of operation. In Host mode the programming is achieved through the state of the CLKSEL0-2 control bits and the state of the MCLKRATE interface control bit.

RECEIVER

RECEIVER INPUT

At the receiver input, cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 2:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is 45dB for T1 and 43dB for E1 modes. In long-haul mode the maximum equalizer gain can be limited to 36dB through the input interface control bits for improved performance over shorter loops. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold is typically set at 50% for E1 and 65% for T1 of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS/ RDATA and RNEG/LCV pins. Clock recovery is accomplished by a digital phase-locked loop (PLL) which does not require any external components and can tolerate high levels of input jitter that meets and exceeds the ITU-G.823 and TR-TSY000499 standards.

XRT83L30 **XRT83L30** SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.4* **PRELIMINARY**

RECEIVE MONITOR MODE

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications (refer to Table 5 for details). This feature is available in both hardware and host modes.

RECEIVER LOSS OF SIGNAL (LOS)

For compatibility with ITU G.775 requirements, the receiver loss of signal monitoring function is implemented using both analog and digital detection schemes. When the input signal amplitude at RTIP/RRING drops more than 43dB for E1 and 36dB for T1 below the 0dB nominal level, a digital detector is activated to count for 32 consecutive zeros in E1 (4096 bits in Extended LOS mode; EXLOS="1") 175 consecutive zeros in T1 modes before RLOS is asserted to indicate input signal loss. If the extended input level is activated for T1 mode, the input level before declaring RLOS is extended to 45dB below the nominal 0dB input level. Signal loss condition is cleared when the input signal rises above the 43dB below 0dB nominal level and meets 12.5% ones density of 4 ones in a 32 bit window with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal level rises above the 36dB (45dB if the extended input level is activated) below 0dB nominal level and contains 16 ones in a 128 bits window with no more than 100 consecutive zeros in the data stream.

HDB3/B8ZS DECODER

The Encoder and Decoder functions are available in both Hardware and Host modes by controlling the CODES pin or CODES interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 system. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the LCV pin. The length of the LCV pulse is one RCLK cycle for each code violation. Excessive number of zeros in the receive data stream is also reported as error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error on the LCV pin.

RCLK CLOCK SAMPLING EDGE

This feature is available in both Hardware and Host modes. In Host mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS/RDATA and RNEG are updated on the falling edge of RCLK. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In hardware mode the same feature is available under the control of the RCLKE pin.

JITTER ATTENUATOR

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending on system requirements. The jitter attenuator control via the JASEL1, JASEL0 and JABW control pins (interface bits) is summarized in Table 2 The jitter attenuator other than using the master clock as reference requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bit for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter hence avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointers' position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU- G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced using the TERCNTL/JABW pin in Hardware mode or JABW bit in the Host mode. When TER-CNTL/JABW pin (JABW bit) is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits (the 32 bits FIFO length will not be available in this mode).

		JASEL0	ЈА Р АТН	JABW (Hz)		FIFO SIZE
JABW	JASEL1	JASELU	JA PATH	T1	E1	T1/E1
0	0	0	JA Disabled			
0	0	1	JA in Transmit	3	10	32/32
0	1	0	JA in Receive	3	10	32/32
0	1	1	JA in Receive	3	10	64/64
1	0	0	JA Disabled			
1	0	1	JA in Transmit	3	1.5	32/64
1	1	0	JA in Receive	3	1.5	32/64
1	1	1	JA in Receive	3	1.5	64/64

TABLE 2: JITTER ATTENUATOR CONTROL IN HARDWARE MODE

TRANSMITTER

DIGITAL DATA FORMAT

Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both hardware and Host control. The dual or single-rail data format is determined by the state of the SR/DR pin in Hardware mode or SR/DR interface bit in the Host mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK and TPOS/TDATA pins respectively. In singlerail and Hardware mode the TNEG input is used for selecting the encoding and decoding function. With TNEG tied low, HDB3 or B8ZS encoding and decoding functions are enabled for E1 and T1 modes respectively. With TNEG tied "High", the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before transmitting to the line.

TRANSMIT CLOCK SAMPLING EDGE

Serial transmit data at TPOS/TDATA and TNEG are clocked into the XRT83L30 under the synchronization of TCLK. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low" input data is sampled on the falling edge of TCLK. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High".

HDB3/B8ZS ENCODER

The Encoder and Decoder functions are available in both Hardware and Host modes by controlling the TNEG/CODES pin or CODES interface bit. The encoder is only available in single-rail mode. In E1 mode, with HDB3 encoding selected, any sequence with more than four consecutive zeros in the input serial data from TPOS/TDATA, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in Table 3. In a T1 system, an input data sequence with more than 8 consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in Table 4. Writing a "1" into the CODES interface bit or connecting the TNEG/CODES pin to a "High" level selects the AMI coding for both E1 or T1 system.

	NUMBER OF PULSE BEFORE NEXT 4 ZEROS	NEXT 4 BITS
Input		0000
HDB3(case1)	odd	000V
HDB3(case2)	even	B00V

CASE 1	PRECEDING PULSE	NEXT 8 BITS
Input	+	00000000
B8ZS		000VB0VB
AMI Output	+	000+ -0- +
	•	
CASE 2		
Input	-	0000000
B8ZS		000VB0VB
AMI Output	-	000- +0+ -

TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025 Unit Interval (UI) peak-to-peak jitter. In Hardware Mode, the state of the EQC[0:4] pins determine the transmit pulse shape. In Host mode the transmit pulse shape can be controlled using the interface bits EQC4EQC0. The chip supports five fixed transmit pulse settings for T1 Short-haul applications plus a fully programmable waveform generator for arbitrary transmit output pulse shapes. Transmit Line Build-Outs for T1 long-haul application are supported from 0 dB to -22.5dB in four 7.5dB steps. The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in Table 5. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to- Customer Installation specification, Annex E.

Note: EQC4 - EQC0 determine the T1/E1 operating mode of the XRT83L30. When EQC4 = "1" and EQC3 = "1", the XRT83L30 is in the E1 mode, otherwise it is in the T1/J1 mode.

DRIVER FAILURE MONITOR (DMO)

The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING outputs. Driver failure may be caused by a short circuit in the primary of the transformer or system problems at the transmit input. If the transmitter has no output for more than 128 clock cycles, the corresponding DMO pin goes High and remains High until a valid transmit pulse is detected. In Host mode, the failure of the transmit channel is reported in the corresponding interface bit. If DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt.

EQC4	EQC3	EQC2	EQC1	EQC0	T1/E1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0	0	0	0	0	T1 Long Haul/36dB	0dB	100Ω/ TP	B8ZS
0	0	0	0	1	T1 Long Haul/36dB	-7.5dB	100Ω/ TP	B8ZS
0	0	0	1	0	T1 Long Haul/36dB	-15dB	100Ω/ TP	B8ZS
0	0	0	1	1	T1 Long Haul/36dB	-22.5dB	100Ω/ TP	B8ZS
0	0	1	0	0	T1 Long Haul/45dB	0dB	100Ω/ TP	B8ZS
0	0	1	0	1	T1 Long Haul/45dB	-7.5dB	100Ω/ TP	B8ZS
0	0	1	1	0	T1 Long Haul/45dB	-15dB	100Ω/ TP	B8ZS
0	0	1	1	1	T1 Long Haul/45dB	-22.5dB	100Ω/ TP	B8ZS
			•	•	·			
0	1	0	0	0	T1 Short Haul/15dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	0	0	1	T1 Short Haul/15dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS



EQC4	EQC3	EQC2	EQC1	EQC0	T1/E1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0	1	0	1	0	T1 Short Haul/15dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
0	1	0	1	1	T1 Short Haul/15dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
0	1	1	0	0	T1 Short Haul/15dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
0	1	1	0	1	T1 Short Haul/15dB	Arbitrary Pulse	100Ω/ TP	B8ZS
	I		ł	ł	+			
0	1	1	1	0	T1 Gain Mode/29dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	1	1	1	T1 Gain Mode/29dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
1	0	0	0	0	T1 Gain Mode/29dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
1	0	0	0	1	T1 Gain Mode/29dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
1	0	0	1	0	T1 Gain Mode/29dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
1	0	0	1	1	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω/ TP	B8ZS
1	0	1	0	0	T1 Gain Mode/29dB	0dB	100Ω/ TP	B8ZS
1	0	1	0	1	T1 Gain Mode/29dB	-7.5dB	100Ω/ TP	B8ZS
1	0	1	1	0	T1 Gain Mode/29dB	-15dB	100Ω/ TP	B8ZS
1	0	1	1	1	T1 Gain Mode/29dB	-22.5dB	100Ω/ TP	B8ZS
					·			
1	1	0	0	0	E1 Long Haul/36dB	ITU G.703	75Ω Coax	HDB3
1	1	0	0	1	E1 Long Haul/36dB	ITU G.703	120Ω TP	HDB3
1	1	0	1	0	E1 Long Haul/45dB	ITU G.703	75Ω Coax	HDB3
1	1	0	1	1	E1 Long Haul/45dB	ITU G.703	120Ω TP	HDB3
1	1	1	0	0	E1 Short Haul	ITU G.703	75Ω Coax	HDB3
1	1	1	0	1	E1 Short Haul	ITU G.703	120Ω TP	HDB3
1	1	1	1	0	E1 Gain Mode	ITU G.703	75Ω Coax	HDB3
1	1	1	1	1	E1 Gain Mode	ITU G.703	120Ω TP	HDB3

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

TRANSMIT AND RECEIVE TERMINATIONS

The XRT83L30 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications: T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

The XRT83L30 can be controlled through a Hardware mode (external pins) or through a Host mode

XRT83L30 **XRT83L30** SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.4* **PRELIMINARY**

(microprocessor interface). Each of the different operating modes is explained below.

RECEIVER

INTERNAL RECEIVE TERMINATION MODE

In **Hardware** mode, RXTSEL (Pin 44) can be tied high to select internal termination mode. See Table 6.

TABLE 6: RECEIVE TERMINATION CONTROL

RXTSEL	RX TERMINATION
0	EXTERNAL
1	INTERNAL

In **Host** mode, bit 7 is set high to select the internal termination mode. See Table 20, "Microprocessor Register 1 bit description," on page 38.

For internal receive termination mode, there are 4 options available for selecting the line impedance, which are shown in Table 7. If an external resistor value is selected, the external resistor is used along with an internal programmable resistor to provide correct impedance matching for a chosen application, whether it is T1, J1 or E1. This allows one bill of materials for all three receive applications. Figure 7 is a simplified diagram for the internal receive and transmit termination mode.

TABLE 7: RECEIVER FIXED INPUT RESISTO	R CONTROL

RXRES1	RXRES0	REQUIRED EXTERNAL FIXED RX RESISTOR
0	0	No External Fixed Resistor Required
0	1	60Ω
1	0	52.5Ω
1	1	37.5Ω

FIGURE 7. SIMPLIFIED DIAGRAM FOR THE INTERNAL RECEIVE AND TRANSMIT TERMINATION MODE




Table 8 summarizes the receive termination in the different modes of operation.

Mode	RXTSEL	TERSEL1	TERSEL0	RXRES1	RXRES0	R _{ext}	R _{int}	4R _{eff}
External	0	х	х	х	х	R _{ext}	8	4R _{ext}
Internal	1	0	0	0	0	00	25Ω	100Ω/T1
Internal	1	0	1	0	0	8	27.5Ω	110Ω/J1
Internal	1	1	0	0	0	8	18.75Ω	75Ω/E1
Internal	1	1	1	0	0	80	30Ω	120Ω/E1
Redundancy	1	0	0	0	1	60Ω	43Ω	100Ω/T1
Redundancy	1	0	1	0	1	60Ω	51Ω	110Ω/J1
Redundancy	1	1	0	0	1	60Ω	27Ω	75Ω/E1
Redundancy	1	1	1	0	1	60Ω	60Ω	120Ω/E1
Redundancy	1	0	0	1	0	52.5Ω	48Ω	100Ω/T1
Redundancy	1	0	1	1	0	52.5Ω	58Ω	110Ω/J1
Redundancy	1	1	0	1	0	52.5Ω	29Ω	75Ω/E1
Redundancy	1	1	1	1	0	52.5Ω	70Ω	120Ω/E1
Redundancy	1	0	0	1	1	37.5Ω	75Ω	100Ω/T1
Redundancy	1	0	1	1	1	37.5Ω	103Ω	110Ω/J1
Redundancy	1	1	0	1	1	37.5Ω	37.5Ω	75Ω/E1
Redundancy	1	1	1	1	1	37.5Ω	150Ω	120Ω/E1

TABLE 8: RECEIVE TERMINATIONS

EXTERNAL RECEIVE TERMINATION MODE

In **Hardware** mode, RxTSEL (Pin 44) can be tied low to select external termination mode. See Table 6. (By default the XRT83L30 is set for external termination mode at power up or at Hardware reset.) In **Host** mode, bit 7 can be set low to select external termination mode. See Table 20, "Microprocessor Register 1 bit description," on page 38.

For external receive termination mode, the internal programmable resistor is bypassed. The value of the external resistor is given by the following equation:

 $R_{ext} = (Line Impedance \div 4)$ Example: For T1, the twisted pair line impedance is 100 Ω , therefore a 25 Ω resistor is placed in the receive path of the transformer. Figure 8 is a simplified diagram for T1 in the external receive termination mode. Figure 9 is a simplified diagram for E1 (75 Ω) in the external receive termination mode.

FIGURE 8. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL=0)





FIGURE 9. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL TERMINATION MODE (RXTSEL=0)



TRANSMITTER

INTERNAL TRANSMIT TERMINATION MODE

In **Hardware** mode, TxTSEL (Pin 45) can be tied high to select internal termination mode. See Table 9. In **Host** mode, bit 6 is set high to select the internal termination mode. See Table 20, "Microprocessor Register 1 bit description," on page 38.

TABLE 9: TRANSMIT TERMINATION CONTROL

TXTSEL	TX TERMINATION
0	EXTERNAL
1	INTERNAL

For internal termination, the transformer turns ratio is always 1:2. In this mode, no external resistors are used. An external capacitor of 0.68μ F is used for proper operation of the internal termination circuitry, see Figure 7. Simply choose the line impedance for a specific application, whether it be T1, J1 or E1. This can be done by setting TERSEL[1:0] shown in Table 10. This allows one bill of materials for all three applications (T1/J1/E1).

TABLE 10: TERMINATION SELECT CONTROL

TERSEL1	TERSEL0	TERMINATION
0	0	100Ω
0	1	110Ω
1	0	75Ω
1	1	120Ω

EXTERNAL TRANSMIT TERMINATION MODE

In **Hardware** mode, TxTSEL (Pin 45) can be tied low to select external transmit termination mode. (By default the XRT83L30 is set for external termination mode at power up or at Hardware reset.) See Table 9. In **Host** mode, bit 6 can be set low to select external termination mode. See Table 20, "Microprocessor Register 1 bit description," on page 38.

For external transmit termination mode, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application according to the turns ratio selected by TRATIO (Pin 26) in **Hardware** mode or bit 0 in **Host** mode.) See Table 11 and Table 22, "Microprocessor Register 3 bit description," on page 42. Figure 8 is a simplified block diagram for T1 (100 Ω) in the external termination mode. Figure 9 is a simplified block diagram for E1 (75 Ω) in the external termination mode.

TABLE 11: TRANSMIT TURNS RATIO CONTROL


TRATIO	TURNS RATIO
0	1:2.45
1	1:2

Table 12 and Figure 10 summarize the transmit terminations.

	TERSEL1	TERSEL0	TXTSEL	TRATIO	$R_{int} \Omega$	n	$R_{ext} \Omega$	C _{ext}
			0=external 1=internal		SET BY CONTROL BITS	n, R _{ext} , and C _{ext} are suggeste SETTINGS		GESTED
					I	I		
	0	0	0	0	0	2.42, 2.45	3	0
Τ1 100 Ω	0	0	0	1	0	2	3	0
	0	0	1	х	12.5	2	0	0.68µF
							•	
	0	1	0	0	0	2.42, 2.45	3	0
J1 110 Ω	0	1	0	1	0	2	3	0
	0	1	1	х	13.75	2	0	0.68µF
	1	0	0	0	0	2.42, 2.45	6.2	0
Ε1 75 Ω	1	0	0	1	0	2	9.1	0
	1	0	1	х	9.4	2	0	0.68µF
	1	1	0	0	0	2.42, 2.45	6.2	0
Ε1 120 Ω	1	1	0	1	0	2	9.1	0
	1	1	1	х	15	2	0	0.68µF

TABLE 12: TRANSMIT TERMINATIONS

FIGURE 10. TRANSMIT TERMINATIONS



XRT83L30 **XRT83L30** SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.4* **PRELIMINARY**

REDUNDANCY

For redundancy applications, RxTSEL and RxRES[1:0] must be set to zero and an appropriate external Receive input resistor must be chosen. The value can range from $2k\Omega$ to $20k\Omega$. The recommend-

ed value for the external resistor is $4.7k\Omega$ at the receive input path. The XRT83L30 offers two options for redundancy applications, See Figure 11 and Figure 12.







FIGURE 12. TWO IDENTICAL BOARDS FOR 1+1 REDUNDANCY



PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In Hardware and Host modes the three interface pins and bits TXTEST2-0 control the pattern generation and detection function according to Table 13. More detailed Description of each mode is given in the following paragraphs.

TXTEST2	TXTEST1	TXTEST0	Test Pattern
0	0	0	NO Pattern, Transmit Data
0	0	1	TAOS
0	1	0	TLUC
0	1	1	TLDC
1	0	0	TDQRSS
1	0	1	TDQRSS & INVQRSS
1	1	0	TDQRSS & INS- BER
1	1	1	TDQRSS & INVQRSS & INSBER

TABLE 13: PATTE	RN TRANSMISSION CONTROL
-----------------	-------------------------

TRANSMIT ALL ONES (TAOS)

This feature is available in both Hardware and Host modes. When the hardware pins or interface bits TXTEST2="0", TXTEST1="0" and TXTEST0="1", the transmitter ignores input from TPOS/TDATA and TNEG pins and sends a continuous AMI encoded all ones signal to the line using TCLK clock as the reference. When TCLK is not available, MCLK is used. In addition, when the hardware pin or the interface bit ATAOS is activated, the chip will automatically transmit the All Ones data when the receiver detects an RLOS condition. The operation of this feature requires that TCLK not be tied "Low".

NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in both Hardware and Host Modes. When the hardware pins or interface bits TXTEST2="0", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from a request for a loop-back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-back and the chip is receiving its own transmitted data. When Network Loop-Up code is being transmitted the XRT83L30 will ignore the Automatic Loop-Code detection and Remote Loop-back activation (NLCDE1="1", NLCDE0="1", if activated) in order to avoid activating Remote Digital Loop-back automatically when the remote terminal responds to the Loopback request.

When TXTEST2="0", TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code "001" from the transmitter requesting the remote terminal the removal of the Loop-Back condition.

In both Hardware and Host modes the receiver is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. The Hardware pins or interface bits NLCDE1-0 control the Loop-Code detection according to Table 14.

TABLE 14. LOOP-CO	DE DETECTION CONTROL

NLCDE1	NLCDE0	CONDITION	
0	0	Disable Loop-Code Detection	
0	1	Detect Loop-Up Code in Receive Data	
1	0	Detect Loop-Down Code in Receive Data	
1	1	Automatic Loop-Code detection and Remote Loop-Back Activation	

Setting the hardware pins or interface bits NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and manually activate Remote Loop-Back. The Host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The Host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code detection modes, the NLCD pin or interface bit will be set to "1" upon receiving the corresponding code in excess of 5 seconds in the receive data. In Host mode the chip will initiate an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

Setting the hardware pins or interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if, TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD pin or interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to setting the NLCD pin or interface bit, Remote loop-back is automatically activated. The chip stays in remote loop-back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code, sets the NLCD pin (bit) and enters Remote loop-back, it automatically starts monitoring the receive data for the Loop-Down code. In this mode however, the NLCD pin (bit) stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the Host that the Remote loop-back is still in effect. Remote loop-back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD pin (bit) and initiating an interrupt. The Remote loop-back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote loop-back request if an Analog loop-back is activated locally. When programmed in Automatic detection mode the NLCD pin (bit) stays high for the whole time the Remote loopback is activated and in the host mode it initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

TRANSMIT AND DETECT QUASI-RANDOM SIG-NAL SOURCE (TDQRSS)

The transmit channel of XRT83L30 includes a QRSS (Quasi Random Signal Source) pattern generation and detection block for diagnostic purpose that can be activated in the host or hardware mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2²⁰-1 pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2¹⁵ -1 PRBS with an inverted output. With QRSS and Analog Local Loop-back enabled simultaneously, and by monitoring the status of the QR-PD interface bit, all main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, the QR-PD pin (bit) changes from Low to High. In the Host mode if the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt. After pattern synchronization, any bit errors will cause QRPD to go Low for one clock cycle.

When TXTEST2 is "1" and TDQRSS is active, setting TXTEST0 to "1" inverts the polarity of transmitted QRSS pattern. Resetting to "0" sends the QRSS pattern with no inversion.

When TXTEST2 is "1" and TDQRSS is active, transitions of TXTEST1 from "0" to "1" results in a bit error to be inserted in the transmitted QRSS pattern. The state of this pin (bit) is sampled on the rising edge of TCLK. To ensure the insertion of a bit error, this pin (bit) should be reset to a "0" before setting to a "1". When TXTEST2 is "1", TXTEST1 and TXTEST0 affect the transmitted QRSS bit pattern independently.

LOOP-BACK MODES

The chip supports several Loop-back modes under both Hardware and Host control. In Hardware mode the two LOOP1 and LOOP0 pins control the loopback functions according to Table 15.

TABLE 15: LOOP-BACK CONTROL IN	HARDWARE MODE
--------------------------------	---------------

LOOP1	LOOP0	LOOP-BACK MODE
0	0	None
0	1	Analog
1	0	Remote
1	1	Digital

In host mode the Loop-back functions are controlled by the three LOOP2-0 interface bits according to Table 16.


LOOP2	LOOP1	LOOP0	LOOP-BACK MODE
0	Х	Х	None
1	0	0	Dual
1	0	1	Analog
1	1	0	Remote
1	1	1	Digital

TABLE 16: LOOP-BACK CONTROL IN HOST MODE

ANALOG LOOP-BACK (ALOOP)

With Analog Loop-back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Analog Loop-back exercises most of the functional blocks of the XRT83L30 including the jitter attenuator which can be selected in either the transmit or receive paths. Analog Loop-back is shown in Figure 13.

FIGURE 13. ANALOG LOOP-BACK SIGNAL FLOW




In this mode, the jitter attenuator (if selected) can be placed in transmit or receive path.

REMOTE LOOP-BACK (RLOOP)


With Remote Loop-back activated, received data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-back with the jitter attenuator selected in the receive path is shown in Figure 14.

FIGURE 14. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



During Remote loop-back mode if the jitter attenuator is selected in the transmit path, the receive data from the Clock and Data Recovery is looped back to the transmit path and is applied to the jitter attenuator using RCLK as transmit timing. In this mode also the transmit clock and data are ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-back with the jitter attenuator selected in the transmit path is shown in Figure 15.


FIGURE 15. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



DIGITAL LOOP-BACK (DLOOP)

Digital Loop-back or Local Loop-back allows the transmit clock and data to be looped back to the receiver output pins through the encoder/decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as pure jitter attenuator. The Digital Loop-back signal flow is shown in Figure 16.


FIGURE 16. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



DUAL LOOP-BACK

Figure 17 shows the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins.





HOST MODE SERIAL INTERFACE OPER-ATION

XRT83L30 has a simple four wire Serial Interface that is compatible with many of the microcontrollers available in the market. The Host mode operation is enabled by connecting pin 20 (HW_HOST) to a "Low". The Serial Interface provides a total of 32 "Read/ Write" 8-bit registers that consists of the following signals:

- CS Chip Select (Active Low)
- SCLK Serial Clock
- SDI Serial Data Input
- SDO Serial Data Output

USING THE MICROPROCESSOR SERIAL INTER-FACE

The following instructions for using the Microprocessor Serial Interface are best understood by referring to the diagram in Figure 18.

In order to use the Serial interface, a clock signal must be applied to the SCLK input pin. The maximum SCLK clock frequency is 20MHz. A Read or Write operation can then be initiated by asserting the active-low Chip Select (\overline{CS}) input pin. For proper operation the \overline{CS} must be asserted "Low" at least 50ns prior to the first rising edge of the SCLK. Once the \overline{CS} pin has been asserted, the Read/Write Operation and the target register can be specified through the Serial Interface by writing eight serial bits into the SDI input. Each bit will be clocked on the rising edge of SCLK. The function of the eight bits are identified and described below:

Bit 1: R/W (Read/Write) Bit

This bit is clocked into the SDI input on the first rising edge of the SCLK after \overline{CS} has been asserted. This bit indicates whether the current operation is a "Read" or a "Write". A "1" in this bit specifies a Read operation, whereas a "0" specifies a "Write" operation.

Bit 2 through 6: The five (5) Address Values (labeled A0, A1, A2, A3 and A4)

The next five rising edges of the SCLK signal, clock in the 5-bit address value for the Read or Write operation. These five bits define the register address within XRT83L30 that the user has selected to read data from or write data to. The address bits must be supplied to the SDI input in ascending order with LSB (Least Significant Bit) first.

Bit 7: (A5)

The next bit A5 must be set to "0" as shown in Figure 9.

Bit 8: (A6)

The value of A6 is a "don't care".

Once the first eight bits have been written into the Serial interface, the subsequent action depends on the whether the current operation is a "Read" or "Write" instruction.

Read Operation

With the last address bit "A4" written into the SDI input, the "Read" operation will proceed through an idle period lasting two SCLK periods. On the rising edge of the 9th SCLK the serial data output (SDO) becomes active (see Figure 9). At this point the user can begin reading the 8-bit data (D0 through D7) stored in the interface register at address [A4,A3,A2,A1,A0], in ascending order (LSB first), on the falling edge of SCLK.

Write Operation

With the last address bit (A4) written into the SDI input, The "Write" operation will proceed through an idle period lasting two SCLK periods. Prior to the rising edge of the 9th SCLK, the user must begin to apply the eight bit data word to the SDI input. The Serial Interface will latch this data on the rising edge of SCLK. The serial data (D0 through D7) should enter the SDI input in ascending order with the LSB first.

Serial Interface Register Description

The serial Interface consists of 32 8-bit register locations. The Microprocessor register address map and Bit map are described in Table 17 andTable 18 respectively. The function of the individual bits are described in Table 19 through Table 37.






TABLE 17: MICROPROCESSOR REGISTER ADDRESS

REGISTER NUMBER	REGISTE	R Address	FUNCTION
REGISTER NOMBER	HEX BINARY		
0 - 18	0x00 - 0x13	00000 - 10010	Command and Control Registers
19 - 21	0x14 - 0x16	10011 - 10101	Reserved
22 - 29	0x17 - 0x1E	10110 - 11101	R/W registers reserved for testing purpose
30	0x1F	11110	Device "ID"
31	0x20	11111	Device "Revision ID"

TABLE 18: MICROPROCESSOR REGISTER BIT MAP

Reg. #	ADDRESS	Reg. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0				
Control R	Control Registers													
0	00000 Hex 0x00	R/W	Reserved	Reserved	Reserved	EQC4	EQC3	EQC2	EQC1	EQC0				
1	00001 Hex 0x01	R/W	RXTSEL	TXTSEL	TERSEL1	TERSEL0	JASEL1	JASEL0	JABW	FIFOS				
2	00010 Hex 0x02	R/W	INVQRSS	TXTEST2	TXTEST1	TXTEST0	TXON	LOOP2	LOOP1	LOOP0				
3	00011 Hex 0x03	R/W	NLCDE1	NLCDE0	CODES	RXRES1	RXRES0	INSBPV	INSBER	TRATIO				
4	00100 Hex 0x04	R/W	GCHIE	DMOIE	FLSIE	LCVIE	NLCDIE	AISDIE	RLOSIE	QRPDIE				
5	00101 Hex 0x05	RO	GHCI	DMO	FLS	LCV	NLCD	AISD	RLOS	QRPD				
6	00110 Hex 0x06	RUR	GCHIS	DMOIS	FLSIS	LCVIS	NLCDIS	AISDIS	RLOSIS	QRPDIS				
7	00111 Hex 0x07	RO	Reserved	Reserved	CLOS5	CLOS4	CLOS3	CLOS2	CLOS1	CLOS0				
8	01000 Hex 0x08	R/W	х	B6S1	B5S1	B4S1	B3S1	B2S1	B1S1	B0S1				

XP EXAR

XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PRELIMINARY

REV. P1.2.4

Reg. #	ADDRESS	Reg. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
9	01001 Hex 0x09	R/W	Х	B6S2	B5S2	B4S2	B3S2	B2S2	B1S2	B0S2
10	01010 Hex 0x0A	R/W	X	B6S3	B5S3	B4S3	B3S3	B2S3	B1S3	B0S3
11	01011 Hex 0x0B	R/W	х	B6S4	B5S4	B4S4	B3S4	B2S4	B1S4	B0S4
12	01100 Hex 0x0C	R/W	X	B6S5	B5S5	B4S5	B3S5	B2S5	B1S5	B0S5
13	01101 Hex 0x0D	R/W	X	B6S6	B5S6	B4S6	B3S6	B2S6	B1S6	B0S6
14	01110 Hex 0x0E	R/W	Х	B6S7	B5S7	B4S7	B3S7	B2S7	B1S7	B0S7
15	01111 Hex 0x0F	R/W	X	B6S8	B5S8	B4S8	B3S8	B2S8	B1S8	B0S8
16	10000 Hex 0x11	R/W	SR/DR	ATAOS	RCLKE	TCLKE	DATAP	Reserved	Reserved	SRESET
17	10001 Hex 0x12	R/W	Reserved	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	RXMUTE	EXLOS	ICT
18	10010 Hex 0x13	R/W	GAUGE1	GAUGE0	TXONCNTL	TERCNTL	SL_1	SL_0	EQG_1	EQG_0
			Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0
Unused R	legisters									
19	10011 Hex 0x14	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
20	10100 Hex 0x15	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
21	10101 Hex 0x16	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Test Reg	isters			1	1		1	1	1	
22	10110 Hex 0x17	R/W	Test byte 0							
23	10111 Hex 0x18	R/W	Test byte 1							
24	11000 Hex 0x19	R/W	Test byte 2							
25	11001 Hex 0x1A	R/W	Test byte 3							
26	11010 Hex 0x1B	R/W	Test byte 4							
27	11011 Hex 0x1C	R/W	Test byte 5							
28	11100 Hex 0x1D	R/W	Test byte 6							

TABLE 18: MICROPROCESSOR REGISTER BIT MAP

XPEXAR XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.2.4 PRELIMINARY

TABLE 18: MICROPROCESSOR	REGISTER	Βιτ Μαρ
--------------------------	----------	---------

Reg. #	Address	Reg. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
29	11101 Hex 0x1E	R/W	Test byte 7							
ID Regist	ers									
30	11110 Hex 0x1F		DEVICE ID							
31	11111 Hex 0x20		DEVICE "Rev	ision ID"						

TABLE 19: MICROPROCESSOR REGISTER 0 BIT DESCRIPTION

REGISTER ADDRESS 00000		FUNCTION	Register Type	Reset Value
Віт #	NAME			
D7	Reserved		R/W	0
D6	Reserved		R/W	0
D5	Reserved		R/W	0
D4	EQC4	Equalizer Control bit 4: This bit together with EQC3-0 are used for controlling transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also T1 or E1 Mode of operation. See Table 5 for description of Equalizer Control bits.	R/W	0
D3	EQC3	Equalizer Control bit 3: See bit D4 description for function of this bit	R/W	0
D2	EQC2	Equalizer Control bit 2: See bit D4 description for function of this bit	R/W	0
D1	EQC1	Equalizer Control bit 1: See bit D4 description for function of this bit	R/W	0
D0	EQC0	Equalizer Control bit 0: See bit D4 description for function of this bit	R/W	0

REGISTER ADDRESS 00001				FUNCTION			REGISTER TYPE	Reset Value	
Віт #	NAME								
D7	RXTSEL	Receiver Tern select betwee for the receive	n the interr	nal and extern	al line termin		R/W	0	
			RXTSE	L RX Ter	mination				
			0	Ext	ternal				
			1	Int	ernal				
D6	TXTSEL	select betwee	Transmit Termination Select: In Host Mode this bit is used to select between the internal and external line termination modes for the transmitter according to the following table;						
			TXTSEI	_ TX Ter	mination				
			0	Ext	ternal				
			1	Int	ernal				
D5	TERSEL1	Termination I Termination I In the Host Mo SEL="1" and I receive termin	Impedance ode and in RXTSEL="	e Select bit 0 the internal te 1") TERSEL1	: ermination mo -0 control the	transmit and	R/W	0	
		Т	ERSEL1	TERSEL0	Terminatio	n			
			0	0	100Ω	_			
			0	1	110Ω				
			1	0	75Ω				
			1	1	120Ω				
		In the internal receiver is rea combination of RXRES1-0 bit In the internal AC coupled to	alized comp of internal a ts). termination	pletely by inter nd one fixed r n mode the tra	rnal resistors esistor (see c	or by the lescription for			
D4	TERSEL0	Termination See description					R/W	0	

TABLE 20: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION

XRT83L30 **EXAR** SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.4* **PRELIMINARY**

D3	JASEL1		ole or pla		e JASEL1 and J, ttenuator in the			W	0		
		-	SEL1 it D3	JASEL0 bit D2	JA Patl	ı					
			0	0	JA Disabled						
			0	1	JA in Transm	it Path					
			1	0	JA in Receive	e Path					
			1	1	JA in Receiv	e Path					
D2	JASEL0	Jitter Attenut		ect bit 0: Se	e description of	bit 3 for the	e R/	Ŵ	0		
D1	JABW	"1" to select mode. The F this bit to "0" E1 mode. In	Jitter Attenuator Bandwidth Select: In E1 mode, set this bit to 11" to select a 1.5Hz Bandwidth for the Jitter Attenuator In E1 mode. The FIFO length will be automatically set to 64 bits. Set his bit to "0" to select 10Hz Bandwidth for the Jitter Attenuator in E1 mode. In T1 mode the Jitter Attenuator Bandwidth is perma- nently set to 3Hz, and the state of this bit has no effect on the Bandwidth.								
		Mode	JAB bit D		-	FIFO Size					
		T1	0	0	3	32					
		T1	0	1	3	64					
		T1	1	0	3	32					
		T1	1	1	3	64					
		E1	0	0	10	32					
		E1	0	1	10	64					
		E1	1	0	1.5	64					
		E1	1	0	1.5	64					
D0	FIFOS	FIFO Size S this bit.	elect: Se	ee table of bit	D1 above for th	e function o	of R/	W	0		

TABLE 20: MICROPROCESSOR REGISTER 1 BIT DESCRIPTION



REGISTER ADDRESS 00010				Fun	CTION			Register Type	Reset Value
Віт #	NAME								
D7	INVQRSS	this	ert QRSS Pate bit inverts the ting a "0" send	to	R/W	0			
D6	TXTEST2	ТХТ	nsmit Test Pa EST0 are use ording to the f	and	R/W	0			
			TXTEST2	TXTEST1	TXTEST0	Test Pattern			
			0	Х	Х	No Pattern			
			1						
			1	0	1	TAOS			
			1	1	0	TLUC			
			1						
		pse secu tran "Lov TLU tion mitte tran dete NLC Digi resp TLC con	ion and detec udo-random b utive zeros. In DS (Transmit A smission of an w". JC (Transmit N enables the N ed to the line. smitted, the X ection and Ren CDE0 ="1", if a tal Loop-Back bonds to the L DC (Transmit N dition enables smitted to the	on- rn. ie di- is- ode					
D5	TXTEST1			-	ee description	of bit 6 for the fu	inc-	R/W	0
			of this bit.						-
D4	TXTEST0		n smit Test Pa of this bit.	ttern bit 0: Se	ee description	of bit 6 for the fu	inc-	R/W	0

TABLE 21: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION

D3	TXON	Tran ter. I	smit Sectio	n. A '0' in the the TTIP a	nis bit locati and TRING	s bit location turns on the ion, shuts off the transmit- driver outputs will be tri- ncy applications.	R/W	0
D2	LOOP2	LOC	p-Back co)P0 bits cor le following	R/W	0			
			LOOP2	LOOP1	LOOP0	Loop-Back Mode		
			0	Х	Х	No Loop-Back		
			1	0	0	Dual Loop-Back		
			1	0	1	Analog Loop-Back		
			1	1	0	Remote Loop-Back		
			1	1	1	Digital Loop-Back		
D1	LOOP1		p-Back co r of this bit.	R/W	0			
D0	LOOP0		p-Back co r of this bit.	ntrol bit 0:	See descri	ption of bit D2 for the func-	R/W	0

TABLE 21: MICROPROCESSOR REGISTER 2 BIT DESCRIPTION



REGISTER ADDRESS 00011 Bit #	Name	-	Fu	UNCTION	Register Type	Reset Value				
D7 D6	NLCDE1 NLCDE0	Network Loop This bit together	Network Loop Code Detection Enable bit 1: Network Loop Code Detection Enable bit 0: This bit together with NLCDE0, Control the Loop-Code detection according to the following table:							
		NLCDE1	NLCDE1 NLCDE0 Function							
		0	0	Disable Loop-Code Detection						
		0	1	Detect Loop-Up Code in Receive Data						
		1	0	Detect Loop-Down Code in Receive Data						
		1	1	Automatic Loop-Code Detection						
		When NLCDE1= NLCDE0="0", th receive data for When the presen more than 5 sec if the NLCD inter has the option to Setting the NLC matic Loop-Cod mode. As this m bit is reset to "0" receive data for detected for long Remote Loop-Ba gramed to monit NLCD bit stays s Up code. The re chip receives the the Automatic Loop								
D5	CODES	Writing a "0" to t decoding. Writin	ENCODING and DECODING SELECT: Writing a "0" to this bit selects HDB3 or B8ZS encoding and decoding. Writing a "1" selects an AMI coding scheme. This bit is only active when single-rail mode is selected.							

TABLE 22: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION

XRT83L30 **EXAR** SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR *REV. P1.2.4* **PRELIMINARY**

D4	RXRES1	Receive Extern along with the R Receive fixed re		R/W	0				
		RXRES1	RXRES0	Required Fixed External RX Resistor					
		0	0	No External Fixed Resistor					
		0	1	60Ω					
		1	0	52.5Ω	-				
		1	1	37.5Ω					
D3	RXRES0		Receive External Resistor Control Bit 0: For function of this bit see description of D4 the RXRES1 bit.						
D2	INSBPV	"1", a bipolar vic Bipolar violation input data when is sampled on th Note: To ensur	Insert Bipolar Violation: When this bit transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this bit is sampled on the rising edge of TCLK. Note: To ensure the insertion of a bipolar violation, a "0" should be written in this bit location before writing a "1".						
D1	INSBER	tions from "0" to QRSS pattern. T of the respective Note: To ensur	Insert Bit Error: With TDQRSS enabled, when this bit transi- tions from "0" to "1", a bit error will be inserted in the transmitted QRSS pattern. The state of this bit is sampled on the rising edge of the respective TCLK. Note: To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".						
D0	TRATIO	Transformer Ra writing a "1" to the transmitter. Writ 1: 2.45. In the in former ratio is per no effect.	he tio to ns-	R/W	0				

TABLE 22: MICROPROCESSOR REGISTER 3 BIT DESCRIPTION

REGISTER ADDRESS 00100		Function	REGISTER TYPE	Reset Value
Віт #	NAME			
D7	GCHIE	Global Channel Interrupt Enable: Writing a "0" into this bit, globally masks all the interrupt requests. Writing a "1" into this bit removes the global mask and returns the interrupt control function to Interrupt mask register.	R/W	0
D6	DMOIE	DMO Interrupt Enable: Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it.	R/W	0
D5	FLSIE	FIFO Limit Status Interrupt Enable: Writing a "1" to this bit enables interrupt generation when the FIFO limit is within 3 bits, writing a "0" to masks it.	R/W	0
D4	LCVIE	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it.	R/W	0
D3	NLCDIE	Network Loop-Code Detection Interrupt Enable: Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it.	R/W	0
D2	AISDIE	AIS Detection Interrupt Enable: Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it.	R/W	0
D1	RLOSIE	Receive Loss of Signal Interrupt Enable: Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it.	R/W	0
D0	QRPDIE	QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.	R/W	0

TABLE 23: MICROPROCESSOR REGISTER 4 BIT DESCRIPTION

REGISTER ADDRESS 00101		FUNCTION	Register Type	Reset Value
Віт #	NAME			
D7	GCHI	Global Channel Interrupt: This bit is set to "1" to indicate that an interrupt has been gener- ated.	RO	0
D6	DMO	Driver Monitor Output: This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D5	FLS	FiFO Limit Status: This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D4	LCV	Line Code Violation: This bit is set to a "1" to indicate that the receiver is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0

TABLE 24: MICROPROCESSOR REGISTER 5 BIT DESCRIPTION

XRT83L30

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

XPEXAR

REV. P1.2.4

D3	NLCD	Network Loop-Code Detection: This bit operates differently in the Manual or the Automatic Net- work Loop-Code detection modes. In the Manual Loop-Code detection mode (NLCDE1 ="0" and NLCDE0 ="1", or NLCDE1 ="1" and NLCDE0 ="0") this bit gets set to "1" as soon as the Loop-Up ("00001") or Loop-Down ("001") code is detected in the receive data for longer than 5 sec- onds. The NLCD bit stays in the "1" state for as long as the chip detects the presence of the Loop-Code in the receive data and it is reset to "0" as soon as it stops receiving it. In this mode if the NLCD interrupt is enabled the chip will initiate an interrupt on every transition of the NLCD. When the Automatic Loop-Code detection mode (NLCDE1 ="1" and NLCDE0 ="1") is initiated, the state of the NLCD inter- face bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop-Down Code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condi- tion is in effect even if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data. Detecting the "001" pattern also results in resetting the NLCD interface bit and initiating an interrupt provided the NLCD inter- rupt enable bit it active. When programmed in the Automatic detection mode, the NLCD interface bit stays "High" for the entire time the Remote Loop-Back is active and initiates an interrupt anytime the status of the NLCD bit changes. In this mode the host can monitor the state of the NLCD bit to determine if the Remote Loop-Back is activated.	RO	0
D2	AISD	Alarm Indication Signal Detect: This bit is set to a "1" to indi- cate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector. If the AISDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D1	RLOS	Receive Loss of Signal: This bit is set to a "1" to indicate that the receive input signal is lost. The value of this bit is based on the current status of the receive input signal. If the RLOSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D0	QRPD	Quasi-random Pattern Detection: This bit is set to a "1" to indicate the receiver is currently in synchronization with QRSS pattern. The value of this bit is based on the current status of Quasi-random pattern detector of. If the QRPDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0

TABLE 24: MICROPROCESSOR REGISTER 5 BIT DESCRIPTION

REGISTER ADDRESS 00110		Function	REGISTER TYPE	Reset Value
Віт #	ΝΑΜΕ			
D7	GCHIS	Global Channel Interrupt Status: This bit is set to a "1" every time the status of GCHI has changed since last read. Note: This bit is reset upon read.	RUR	0
D6	DMOIS	Driver Monitor Output Interrupt Status: This bit is set to a "1" every time when DMO status has changed since last read. Note: This bit is reset upon read.	RUR	0
D5	FLSIS	FIFO Limit Interrupt Status: This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read. <i>Note:</i> This bit is reset upon read.	RUR	0
D4	LCVIS	Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read. This bit is reset upon read.	RUR	0
D3	NLCDIS	Network Loop-Code Detection Interrupt Status: This bit is set to a "1" every time when NLCD status has changed since last read. Note: This bit is reset upon read.	RUR	0
D2	AISDIS	AIS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read. <i>Note:</i> This bit is reset upon read.	RUR	0
D1	RLOSIS	Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read. Note: This bit is reset upon read.	RUR	0
D0	QRPDIS	Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read. Note: This bit is reset upon read.	RUR	0

TABLE 25: MICROPROCESSOR REGISTER 6 BIT DESCRIPTION

REGISTER ADDRESS 00111		Function	REGISTER TYPE	Reset Value
Віт #	NAME			VALUE
D7	Reserved		RO	0
D6	Reserved		RO	0
D5	CLOS5	Cable Loss bit 5: CLOS5 -thru-CLOS0 are the six bits receiver for selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5 is the most significant bit (MSB) and CLOS0 is the least significant bit (LSB).	RO	0
D4	CLOS4	Cable Loss bit 4: See description of D5 for function of this bit.	RO	0
D3	CLOS3	Cable Loss bit 3: See description of D5 for function of this bit.	RO	0
D2	CLOS2	Cable Loss bit 2: See description of D5 for function of this bit.	RO	0
D1	CLOS1	Cable Loss bit 1: See description of D5 for function of this bit.	RO	0
D0	CLOS0	Cable Loss bit 0: See description of D5 for function of this bit.	RO	0

TABLE 26: MICROPROCESSOR REGISTER 7 BIT DESCRIPTION

TABLE 27: MICROPROCESSOR REGISTER 8 BIT DESCRIPTION

REGISTER ADDRESS 01000 Bit #	Nаме	FUNCTION	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S1 - B0S1	Transmit Pulse Sample Number 1: This seven bit unsigned binary number represents the magnitude of the first of eight transmit samples in the given transmit period. B6S1 represents the Most Significant bit (MSB) and B0S1 represents the Least Significant Bit (LSB).	R/W	0

TABLE 28: MICROPROCESSOR REGISTER 9 BIT DESCRIPTION

REGISTER ADDRESS 01001		Function	REGISTER TYPE	Reset Value
Віт #	NAME			
D7	Reserved		R/W	0
D6-D0		Transmit Pulse Sample Number 2: This seven bit unsigned binary number represents the magnitude of the second of eight transmit samples in the given transmit period. B6S2 represents the Most Significant bit (MSB) and B0S2 represents the Least Significant Bit (LSB).	R/W	0

TABLE 29: MICROPROCESSOR REGISTER 10 BIT DESCRIPTION

REGISTER ADDRESS 01010 Bit #	NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S3 - B0S3	Transmit Pulse Sample Number 3: This seven bit unsigned binary number represents the magnitude of the third of eight transmit samples in the given transmit period. B6S3 represents the Most Significant bit (MSB) and B0S3 represents the Least Significant Bit (LSB).	R/W	0

TABLE 30: MICROPROCESSOR REGISTER 11 BIT DESCRIPTION

Register Address 01011 Bit #	Nаме	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S4 - B0S4	Transmit Pulse Sample Number 4 : This seven bit unsigned binary number represents the magnitude of the fourth of eight transmit samples in the given transmit period. B6S4 represents the Most Significant bit (MSB) and B0S4 represents the Least Significant Bit (LSB).	R/W	0

TABLE 31: MICROPROCESSOR REGISTER 12 BIT DESCRIPTION

REGISTER ADDRESS 01100 Bit #	Nаме	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S5 - B0S5	Transmit Pulse Sample Number 5: This seven bit unsigned binary number represents the magnitude of the fifth of eight transmit samples in the given transmit period. B6S5 represents the Most Significant bit (MSB) and B0S5 represents the Least Significant Bit (LSB).	R/W	0

REGISTER ADDRESS 01101		FUNCTION	Register Type	Reset Value
Віт #	NAME			
D7	Reserved		R/W	0
D6-D0	B6S6 - B0S6	Transmit Pulse Sample Number 6 : This seven bit unsigned binary number represents the magnitude of the sixth of eight transmit samples in the given transmit period. B6S6 represents the Most Significant bit (MSB) and B0S6 represents the Least Significant Bit (LSB).	R/W	0

TABLE 32: MICROPROCESSOR REGISTER 13 BIT DESCRIPTION

TABLE 33: MICROPROCESSOR REGISTER 14 BIT DESCRIPTION

REGISTER ADDRESS 01110 Bit #	NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S7 - B0S7	Transmit Pulse Sample Number 7: This seven bit unsigned binary number represents the magnitude of the seventh of eight transmit samples in the given transmit period. B6S7 represents the Most Significant bit (MSB) and B0S7 represents the Least Significant Bit (LSB).	R/W	0

TABLE 34: MICROPROCESSOR REGISTER 15 BIT DESCRIPTION

REGISTER ADDRESS 01111 BIT #	NAME	Function	Register Type	Reset Value
D7	Reserved		R/W	0
D6-D0	B6S8 - B0S8	Transmit Pulse Sample Number 8: This seven bit unsigned binary number represents the magnitude of the last of eight transmit samples in the given transmit period. B6S8 represents the Most Significant bit (MSB) and B0S8 represents the Least Significant Bit (LSB).	R/W	0

REGISTER ADDRESS 10000 Bit #	NAME	FUNCTION	Register Type	Reset Value
D7	SR/DR	Single-rail/Dual-rail Select: Writing a "1" to this bit configures the XRT83L30 to operate in the Single-rail mode. Writing a "0" configures the XRT83L30 to operate in Dual-rail mode.	R/W	0
D6	ATAOS	Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All Ones data to the line. Writing a "0" disables this feature.	R/W	0
D5	RCLKE	Receive Clock Edge: Writing a "1" to this bit selects receive output data to be updated on the negative edge of RCLK. Writing a "0" selects data to be updated on the positive edge of RCLK.	R/W	0
D4	TCLKE	Transmit Clock Edge: Writing a "0" to this bit selects transmit data at TPOS/TDATA and TNEG to be sampled on the falling edge of TCLK. Writing a "1" selects the rising edge of the TCLK for sampling.	R/W	0
D3	DATAP	DATA Polarity: Writing a "0" to this bit selects transmit input and receive output data of the XRT83L30 to be active "High". Writing a "1" selects an active "Low" state.	R/W	0
D2	Reserved		R/W	0
D1	Reserved		R/W	0
D0	SRESET	Software Reset µP Registers: Writing a "1" to this bit longer than 10μ s resets all register bits in the microprocessor registers to "0". The reset must be removed by writing a "0" in this bit location in order to initiate a "Write" operation through the parallel Interface. Upon power-up, the content of each register bit is also reset to "0".	R/W	0

TABLE 35: MICROPROCESSOR REGISTER 16 BIT DESCRIPTION

Register Address 10001	Nаме				FUNCTIO	DN			REGISTER TYPE	Reset Value		
Віт #												
D7	Reserved								R/W	0		
D6	CLKSEL2	quency sy from an e table;	le CLKS ynthesize xternal a	mable fre- aster clock e following	R/W	0						
		MCLKE1 kHz	MCLKT1 kHz	CLKSEL2	CLKSEL1	CLKSELO	MCLKRATE	CLKOUT kHz				
		2048	2048	0	0	0	0	2048				
		2048	2048	0	0	0	1	1544				
		2048	1544	0	0	0	0	2048				
		1544	1544	0	0	1	1	1544				
		1544	1544	0	0	1	0	2048				
		2048	1544	0	0	1	1	1544				
		8	Х	0	1	0	0	2048				
		8	Х	0	1	0	1	1544				
		16	х	0	1	1	0	2048				
		16	х	0	1	1	1	1544				
		56	х	1	0	0	0	2048				
		56	Х	1	0	0	1	1544				
		64	Х	1	0	1	0	2048				
		64	Х	1	0	1	1	1544				
		128	Х	1	1	0	0	2048				
		128	Х	1	1	0	1	1544				
		256	Х	1	1	1	0	2048				
		256	Х	1	1	1	1	1544				
			n Hardware mode the state of these bits are ignored and the naster frequency PLL is controlled by the corresponding Hard- vare pins.									
D5	CLKSEL1		Clock Select inputs for Master Clock Synthesizer bit1: See R/W 0 description of bit D6 for function of this bit. R/W 0									
D4	CLKSEL0	Clock Se descriptic					thesizer k	oit0: See	R/W	0		

TABLE 36: MICROPROCESSOR REGISTER 17 BIT DESCRIPTION

D3	MCLKRATE	Master clock Rate Select: The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "1", and the T1/J1 clock when MCLKRATE = "0".	R/W	0
D2	RXMUTE	Receive Output Mute: Writing a "1" to this bit, mutes receive outputs at RPOS/RDATA and RNEG/LCV pins to a "0" state. <i>Note: RCLK is not muted.</i>	R/W	0
D1	EXLOS	Extended LOS: Writing a "1" to this bit extends the number of zeros at the receive input before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1).	R/W	0
D0	ICT	In-Circuit-Testing: Writing a "1" to this bit configures all the output pins of the chip in "High" impedance mode for In-Circuit-Testing. Setting ICT bit to "1" is equivalent to connecting the Hardware ICT pin to ground.	R/W	0

TABLE 36: MICROPROCESSOR REGISTER 17 BIT DESCRIPTION

REGISTER ADDRESS 10010	NAME			FUNCT	ON		Register Type	Reset Value
Віт #								
D7	GAUGE1	This b	Gauge Select it along with b in the table b	ze as	R/W	0		
			GAUGE1	GAUGE0	Wire Size			
			0	0	22 and 24 Gauge			
			0	1	22 Gauge			
			1	0	24 Gauge			
			1	1	26 Gauge			
D6	GAUGE0	Wire (See bi	Gauge Select it D7.	or Bit 0			R/W	0
D5	TXONCNTL	In Ho Transr	mit On Contr st mode, setti nit On/Off fun This provide ation.	in.	R/W	0		
D4	TERCNTL	In Hos RXTS	EL to the RXT This provide	ng this bit to " SEL Hardwa	1" transfers the control re control pin. /Off capability for redun			0



PRELIMINARY

D3	SL_1		Slicer Level Control bit 1: This bit and bit D2 control the slic- ing level for the slicer per the following table.						0
			SL_1	SL_0		Slicer Mode			
			0	0	No	rmal			
			0	1	De	crease by 5% from Norm	nal		
			1	0	Inc	rease by 5% from Norma	al		
			1	1	No	rmal			
D2	SL_0	Slice	er Level Co	ntrol bit 0:	See	description bit D3.		R/W	0
D1	EQG_1					This bit together with bit De as shown in the table belo		R/W	0
			EQG_1	EQG	0	Equalizer Gain			
			0	0		Normal			
			0	1		Reduce Gain by 1 dB			
			1	0		Reduce Gain by 3 dB			
			1	1		Normal			
D0	EQG_0	Equ	Equalizer Gain Control bit 0: See description of bit D0						0

TABLE 37: MICROPROCESSOR REGISTER 18 BIT DESCRIPTION

ELECTRICAL CHARACTERISTICS

TABLE 38: ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Operating Temperature40°C to +85°C
Supply Voltage0.5V to +3.8V
Vin0.5 to +5.5V

TABLE 39: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS(

VDD=3.3V±5%, TA=25°C, UNLESS OTHERWISE SPECIFIED)									
PARAMETER	SYMBOL	Min	Түр	ΜΑΧ	UNITS				
Power Supply Voltage	VDD	3.13	3.3	3.46	V				
Input High Voltage	V _{IH}	2.0	-	5.0	V				
Input Low Voltage	V _{IL}	-0.5	-	0.8	V				
Output High Voltage @ IOH = 2.0mA	V _{OH}	2.4	-	-	V				
Output Low Voltage @IOL = 2.0mA	V _{OL}	-	-	0.4	V				
Input Leakage Current (except Input pins with Pull-up or Pull- down resistor).	ΙL	-	-	±10	μΑ				
Input Capacitance	Cl	-	5.0	-	pF				
Output Load Capacitance	CL	-	-	25	pF				

TABLE 40: XRT83L30 POWER CONSUMPTION

(Vdd=3.3V±5%, Ta=25°C unless otherwise specified)

Mode	SUPPLY Voltage	IMPEDANCE	TERMINATION RESISTOR		SFORMER ATIO	Түр	Мах	Unit	Test Conditions
	VOLTAGE		RESISTOR	RECEIVER	TRANSMITTER				CONDITIONS
E1	3.3V	75Ω	6.2Ω	2:1	1:2.42	150 210		mW mW	50% "1's" 100% "1's"
E1	3.3V	75Ω	9.1Ω	2:1	1:2	150 180		mW mW	50% "1's" 100% "1's"
E1	3.3V	120Ω	6.2Ω	2:1	1:2.42	140 145		mW mW	50% "1's" 100% "1's"
E1	3.3V	120Ω	9.1Ω	2:1	1:2	130 135		mW mW	50% "1's" 100% "1's"
T1	3.3V	100Ω	3Ω	2:1	1:2.42	200 285		mW mW	50% "1's" 100% "1's"
T1	3.3V	100Ω	3Ω	2:1	1:2	230 310		mW mW	50% "1's" 100% "1's"
	3.3V					50		mW	Transmitter off

(VDD:	=3.3V±5%, T	`а= - 40 ° то 8	35°C, UNLES	S OTHERWISE	SPECIFIED)
PARAMETER	ΜιΝ	Түр	Мах	Unit	TEST CONDITIONS
Receiver loss of signal:					
Number of consecutive zeros before RLOS is set		32			Cable attenuation @1024KHz
Input signal level at RLOS	15	20		dB	ITU-G.775, ETSI 300 233
RLOS De-asserted	12.5			% ones	
Receiver Sensitivity (Short Haul with cable loss)	0		11	dB	With nominal pulse amplitude of $3.0V$ for 120W and 2.37V for 75 Ω application. With -18dB interference signal added.
Receiver Sensitivity (Long Haul with cable loss)	0		43	dB	With nominal pulse amplitude of 3.0V for 120Ω and 2.37V for 75Ω application. With -18dB interference signal added.
Input Impedance		13		kΩ	
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	>64 0.4			Ulpp Ulpp	ITU G.823
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	20	0.5	kHz dB	ITU G.736
Jitter Attenuator Corner Fre- quency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	-	Hz Hz	ITU G.736
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	14 20 16	-	-	dB dB dB	ITU-G.703

TABLE 41: E1 RECEIVER ELECTRICAL CHARACTERISTICS

((VDD=3.3	V±5%, TA=	- 40 ° то 85	°C, UNLESS	OTHERWISE	SPECIFIED)
PARAMETER	Min	Түр	Мах	UNIT	TEST CONDITIONS
Receiver loss of signal:					
Number of consecutive zeros before RLOS is set		175			Cable attenuation @772KHz
Input signal level at RLOS	15	20	-	dB	ITU-G.775, ETSI 300 233
RLOS Clear	12.5	-	-	% ones	,
Receiver Sensitivity (Short Haul with cable loss)	11	15		dB	With nominal pulse amplitude of 3.0V for 100Ω termination
Receiver Sensitivity (Long Haul with cable loss) Normal Extended	0 0	-	36 45	dB dB	With nominal pulse amplitude of 3.0V for 100Ω termination
Input Impedance		13	-	kΩ	
Jitter Tolerance: 1Hz 10kHz - 100kHz	138 0.4	-	-	Ulpp	AT&T Pub 62411
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	9.8	- 0.1	kHz dB	TR-TSY-000499
Jitter Attenuator Corner Frequency (-3dB curve)	-	3		Hz	AT&T Pub 62411
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	20 25 25	- - -	dB dB dB	

TABLE 42: T1 RECEIVER ELECTRICAL CHARACTERISTICS

TABLE 43: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	Retur	n Loss
TREGOLIGI	G.703/CH-PTT	ETS 300166
51-102kHz	8dB	6dB
102-2048kHz	14dB	8dB
2048-3072kHz	10dB	8dB

((VDD= $3.3V \pm 5\%$, Ta= -40° to 85 °C, unless otherwise specified)					
PARAMETER	Min	Түр	Мах	Unit	TEST CONDITIONS
AMI Output Pulse Amplitude: 75 Ω Application 120 Ω Application	2.13 2.70	2.37 3.0	2.60 3.30	V V	Transformer with 1:2 ratio and 9.1Ω resistor in series with each end of primary.
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703
Jitter Added by the Transmitter Out- put	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	8 14 10	- - -	- - -	dB dB dB	ETSI 300 166, CHPTT

TABLE 44: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

TABLE 45: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

((VDD=3.3V±5%, Ta= -40° TO 85°C, UNLESS OTHERWISE SPECIFIED)					
PARAMETER	Min	Түр	Мах	Unit	TEST CONDITIONS
AMI Output Pulse Amplitude:	2.4	3.0	3.60	V	Tansformer with 1:2.45 ratio and mea- sured at DSX-1
Output Pulse Width	338	350	362	ns	ANSI T1.102
Output Pulse Width Imbalance	-	-	20	-	ANSI T1.102
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102
Jitter Added by the Transmitter Out- put	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	- - -	15 15 15	- - -	dB dB dB	




FIGURE 19. ITU G.703 PULSE TEMPLATE

TABLE 46: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75 Ω Resistive (Coax)	120 Ω Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05







TABLE 47: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

I	MINIMUM CURVE		AXIMUM CURVE	
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE	
-0.77	05V	-0.77	.05V	
-0.23	05V	-0.39	.05V	
-0.23	0.5V	-0.27	.8V	
-0.15	0.95V	-0.27	1.15V	
0.0	0.95V	-0.12	1.15V	
0.15	0.9V	0.0	1.05V	
0.23	0.5V	0.27	1.05V	
0.23	-0.45V	0.35	-0.07V	
0.46	-0.45V		0.05V	
0.66	-0.2V	1.16	0.05V	
0.93	-0.05V			
1.16	-0.05V			


(TA=25°C, VDD=3.3V \pm 5%, UNLESS OTHERWISE SPECIFIED)					
PARAMETER	Symbol	Min	Түр	MAX	Units
E1 MCLK Clock Frequency		-	2.048	-	MHz
T1 MCLK Clock Frequency		-	1.544	-	MHz
MCLK Clock Duty Cycle		40	-	60	%
MCLK Clock Tolerance		-	±50	-	ppm
TCLK Duty Cycle	T _{CDU}	30	50	70	%
Transmit Data Setup Time	Τ _{SU}	50	-	-	ns
Transmit Data Hold Time	Т _{НО}	30	-	-	ns
TCLK Rise Time(10%/90%)	T _{CLKR}	-	-	40	ns
TCLK Fall Time(90%/10%)	T _{CLKF}	-	-	40	ns
RCLK Duty Cycle	R _{CDU}	45	50	55	%
Receive Data Setup Time	R _{SU}	150	-	-	ns
Receive Data Hold Time	R _{HO}	150	-	-	ns
RCLK to Data Delay	R _{DY}	-	-	40	ns
RCLK Rise Time(10%/90%) with 25pF Loading.	RCLK _R	-	-	40	ns
RCLK Fall Time(90%/10%) with 25pF Loading.	RCLK _F			40	ns

TABLE 48: AC ELECTRICAL CHARACTERISTICS

FIGURE 21. TRANSMIT CLOCK AND INPUT DATA TIMING








XP EXAR

XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY

ORDERING INFORMATION

PART #	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83L30IV	64 Pin TQFP	-40°C to +85°C
THERMAL INFORMATION	Theta - J _A = 38° C/W	Theta J _C = 7° C/W

PACKAGE DIMENSIONS



XRT83L30

XP EXAR

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY
REV. P1.2.4

REVISION HISTORY

Rev. A1.0.0 Advanced version.

Rev. P1.1.0 Preliminary release.

P1.2.0 Modified microprocessor tables, moved various functions. Added GHCI_n, SL_1, SL_0, EQG_1 EQG_0, GAUGE1 and GAUGE0 to Control Global Register 18. Separated Microprocessor description table by register number. Moved absolute maximum and DC electrical characteristics before AC electrical characteristics. Replaced TBD's in electrical ables. Reformated table of contents.

P1.2.1 Renamed FIFO pin to GAUGE, edited definition and edited definition of JASEL[1:0] to reflect the FIFO size is selected by the jitter attenuator select.

P1.2.2 Redefined bits D3, D2 and D0 of register 1, in combination these bits set the jitter attenuator path and FIFO size.

P1.2.3 Added definitions to dual function pins in the pin description section.

P1.2.4 Added JABW, JASEL1 and JASEL0 table in pin list and Jitter attenuator section. Corrected typos in features, figures 7, 8, 9 and 11. Added Jitter attenuator tables in microprocessor register tables.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation ration is adequately protected under the circumstances.

Copyright 2001 EXAR Corporation

Datasheet October 2001.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.