

Application Note

AN2077/D
Rev. 1.2, 11/2001

Motorola RISC
Microprocessor
Design Checklist



MOTOROLA
intelligence everywhere™

digital dna™

Gary Milliorn
CPD Applications

This application note describes the generally recommended connections for new designs based on Motorola processors which implement the PowerPC architecture, as well as integrated embedded processors, and system controller logic for them. These devices include:

- MPC603, MPC603e, MPC603ev
- MPC740, MPC745, MPC750, MPC755
- MPC7400, MPC7410
- MPC7440, MPC7450
- MPC8240, MPC8241, MPC8245
- MPC107

The design checklist may also be applicable to bus- or footprint-compatible processors which may be introduced. It may also serve as a useful guide to debugging a newly-designed system, by highlighting those areas of a design which merit special attention during initial system startup.

The design checklist covers the following topics:

Topic	Page
Section 1.1, "Introduction"	2
Section 1.2, "Connections"	2
Section 1.3, "L2 Cache Pipelined/Late-Write SRAM Connections"	14
Section 1.4, "L3 Cache DDR SRAM Connections"	15
Section 1.5, "L3 Cache Pipelined/Late-Write SRAM Connections"	15
Section 1.6, "Power"	16
Section 1.7, "Clocks"	17
Section 1.8, "References"	17
Section 1.9, "Revision History"	17

To locate any published errata or updates for this document, refer to the website at <http://www.motorola.com/semiconductors>.

1.1 Introduction

The Motorola processors that implement the PowerPC architecture, and the PCI bridge/memory controllers which operate with them, are all fairly easy to design to, as long as some simple rules are followed regarding connections and pullups.

For reference purposes, many designers may refer to the application notes and example/reference designs available on the Motorola website.

1.2 Connections

This section summarizes the connections and special conditions (such as pullups or pulldowns required) which may be needed for Motorola embedded/networking processors and corresponding system/memory controller logic (internal or external). Table 1 lists connections for the MPC603, MPC75x, MPC7400/MPC7410, MPC7450, and MPC824x microprocessors/microcontrollers, while Table 2 lists connections for the MPC8240, MPC8245 and MPC107 microcontrollers/system controllers. To keep the table compact, the cacheless variants (MPC740, MPC745 and MPC7440) are not listed in Table 1; instead, refer to the cache versions (MPC750, MPC755 and MPC7450) and ignore references to the L2 interface. The older MPC604 and MPC106 devices are also not listed; the MPC603 and MPC107 entries are very similar and can be used instead.

In the tables, if a connection to a specific signal is not named, it may be one of the following terms:

- xx-yyΩ OVDD A pullup resistor to the OVDD power supply, with a value between xx and yy ohms. The choice of value may be selected by the designer, based upon system requirements such as noise immunity and the ability to share pullups.
- xx-yyΩ GND A pulldown resistor to the ground power connection, with a value between xx and yy ohms. Again, the value may be specified by the designer.
- “open” The signal may/should be left unconnected.
- “as needed” The connection is determined principally by the system. It generally connects to the system controller logic, whether from Motorola or one of several third-parties who make such logic.

Lastly, some of the signals have a “critical” designation:



May cause complete failure; board will likely not operate if the signal is not properly connected.

This designator indicates signals which can cause system failure if not properly handled. If a new design is not running cycles (i.e., logic analyzer traces cannot be captured), the indicated signals should be checked first to narrow down possible problem sources. If these critical signals are not in the correct state, whether due to design or manufacturing error, the part may be improperly configured into a test mode and will not operate as desired.

As an example, consider transfer start ($\overline{\text{TS}}$). On an MPC107-based design, if a pullup is not present, $\overline{\text{TS}}$ may float low. Each device will wait for the (false) cycle to complete. A simple pullup insures that all devices sees an idle bus. Pullups or pulldowns may also be added to other signals without harm; it is not an error if a design has more pullups than might be minimally required. On several Motorola reference designs, pullups are added to some non-critical signals ($\overline{\text{GBL}}$, $\overline{\text{TBST}}$) in order to help logic analyzers present a more coherent picture of bus activity.

Table 1. Processor Connections

Critical	Signal	Connection		Notes
		if used	if not used	
	A[0:31]	✓ ✓ ✓ ✓	as needed	Address bus may be pulled up to minimize sleep-mode power consumption; otherwise, pullups may be omitted. 74x0 in address bus drive mode (see EMODE) does not need pullups in either case.
	A[0:3]	✓	as needed	100-1KΩ GND
	A[4:35]	✓	to corresponding address pins	Extended address (MSBs). When not used (as with 32-bit logic), connect to pulldowns.
	AACK	✓ ✓ ✓ ✓	1K-5KΩ OVDD	When used with 32-bit system bus logic (e.g. MPC107), connect CPU A(4:35) to device A(0:32).
	ABB	✓ ✓ ✓ ✓	1K-5KΩ OVDD	Pullup needed to insure initial startup.
	ABB/AMONO	✓	as needed	open
	API[0]	✓	as needed	1KΩ GND
	API[0:3] API[1:4]	✓ ✓ ✓ ✓	as needed	1K-5KΩ OVDD
	APE	✓ ✓ ✓	1K-10KΩ OVDD	Address parity may be pulled up if unused to minimize sleep-mode power consumption; otherwise, pullups may be omitted.
	ARTRY	✓ ✓ ✓ ✓	1K-5KΩ OVDD	Open-drain output; pullup only if needed.
	AVDD	✓ ✓ ✓ ✓	filtered VDD	Pullup needed to insure initial startup.
	BG	✓ ✓ ✓ ✓	as needed	100-1KΩ GND
	BMODE[0:1]	✓	as needed	100-1KΩ OVDD
	BR	✓ ✓ ✓ ✓	GND, HRESET, OVDD	Pullup recommended for initial startup, or pulldown for permanently parked address bus.
	BVSEL			Selects bus mode, address-bus-driven mode, and processor ID.
				Connect BVSEL to: MPC755/7400/7410 GND 1.8V OVDD HRESET 2.5V OVDD OVDD 3.3V OVDD or as described in the hardware specification.
				MPC745X 1.8V OVDD 2.5V OVDD 2.5V OVDD 2.5V OVDD

Table 1. Processor Connections (Continued)

Signal	Connection		Notes
	if used	if not used	
Critical			
CHK	✓		$\overline{\text{HRESET}}$ 1K-5kΩ OVDD Connect to $\overline{\text{HRESET}}$ to trigger a post-reset self-test. Usually not needed.
$\overline{\text{Cl}}$	✓	✓	as needed 1K-5kΩ OVDD $\overline{\text{Cl}}$ may be pulled up to minimize sleep-mode power consumption; otherwise, pullup may be omitted.
CKSTP_IN	✓	✓	✓ 1K-5kΩ OVDD If $\overline{\text{CKSTP_IN}}$ is not pulled up, the CPU will halt immediately. The $\overline{\text{CKSTP_IN}}$ pullup may be shared with others if not used.
CKSTP_OUT	✓	✓	1K-5kΩ OVDD $\overline{\text{CKSTP_OUT}}$ is an open-drain output.
CLK_OUT	✓	✓	✓ to testpoint open CLK_OUT is useful only for debugging, it cannot be used as a clock source.
CSE[0:1]	✓		as needed open Output-only debug status; rarely used, connect to logic analyzer or float.
DBB	✓	✓	1K-10kΩ OVDD Not needed for MPC10x-based systems.
DBB/DMON0	✓		$\overline{\text{DBB}}$ is an output-only pin on the MPC74xx family. A pullup may be used where MPC75x/MPC74x0 footprint compatibility is needed.
DBG	✓	✓	as needed 100-1kΩ GND Pullup recommended for initial startup, or pulldown for permanently parked data bus.
DBDIS	✓	✓	
DBWO	✓	✓	1K-5kΩ OVDD Rarely used signal; must be pulled up. Can be shared with other pullups.
D[0:63] or D[0:31] D[0:31]	✓	✓	as needed open Rarely used signal; must be pulled up. Can be shared with other pullups.
DP[0:7]	✓	✓	as needed open Connect only to other CPUs, local-bus I/O and bridge devices. Memory is typically on an independent data bus (MDH/MDL). For 32-bit bus mode, if supported, DL(0:31) may be left open with no pullups required.
DPE	✓	✓	1K-5kΩ OVDD open Pullups are not needed if parity is unused.
DRDY	✓	✓	as needed open Open-drain output; pullup only if needed.
DRTRY	✓	✓	✓ 1-5kΩ OVDD Tie to HRESET tie to $\overline{\text{HRESET}}$ to set NO-DRTRY mode. NO-DRTRY mode improves performance by eliminating an idle bus clock cycle after data transfers. DRTRY must not be tied to ground to enable NO-DRTRY mode.
DTI[0:2] DTI[0:3]			as needed 100-1kΩ GND MPX bus mode signals only; pulldowns insure strict ordering when in 60X bus mode.

Table 1. Processor Connections (Continued)

Critical	Signal	Connection if used		Connection if not used	Notes
	EMODE			as needed 1K-5kΩ OVDD	Connect as follows: GND MPX bus mode <u>HRESET</u> MPX bus mode OVDD 60X bus mode
	EXT_QUAL	✓		0-100Ω GND	Connect/pulldown to ground.
	<u>GBL</u>	✓	✓	as needed + 200-500Ω OVDD	<u>GBL</u> should be strongly pulled up.
	<u>HTT</u>	✓	✓	as needed open	MPX bus mode output only.
	<u>HRESET</u> <u>HRST_CPU</u>	✓	✓	✓	A longer interval is acceptable, and may be needed for other devices such as the MPC10X.
	<u>HRST_CTRL</u>			✓	<u>HRST_CTRL</u> should be tied to <u>HRST_CPU</u> .
	<u>INT</u>	✓	✓	✓	Pullup may be shared with others if <u>INT</u> not used.
	<u>L1_TSTCLK</u>	✓	✓	✓	100 - 1kΩ OVDD
					Use a strong pullup to keep noise from coupling to this pin. Do not share with other input-only pullups since asserting <u>L1_TSTCLK</u> during <u>HRESET</u> may be needed to correct errata on some devices.
	<u>L2ADDR[16:0]</u>	✓	✓	✓	100 - 1kΩ GND
					Unlike other parts the MPC745X <u>L1_TSTCLK</u> must be connected to ground, or <u>L3</u> will not work.
	<u>L2ADDR17</u>	✓	✓	✓	SRAM A[16:0] open
	<u>L2ASPAR</u>	✓	✓	✓	SRAM A[17] open
	<u>L2AVDD</u>			SRAM A[18] open	L2ASPAR may be used for larger SRAM
				filtered VDD	Must be connected to core voltage (VDD), not I/O (OVDD), through a 10 ohm resistor, with two 2.2uF ceramic caps on the AVDD pin. Trace lengths should be short and noise-free, but do not need to be thick (~15mW typical).
	<u>L2CE</u>	✓	✓	✓	SRAM <u>SE1</u> open
	<u>L2CLK_OUTA</u> <u>L2CLK_OUTB</u>	✓	✓	✓	SRAM CLK open
	<u>L2DATA[0:63]</u>	✓	✓	✓	SRAM D[0:63] open
	<u>L2DP[0:7]</u>	✓	✓	✓	SRAM DP[0:7] open
					L2DP data bits can be rearranged to make routing better.

Table 1. Processor Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
	L2SYNC_IN L2SYNC_OUT	MPC824X	feedback	Connect L2SYNC_IN to L2SYNC_OUT with a trace length equal to that of the L2CLK_OUTA. If L2 is not used, the feedback loop is still required.
	L2VSEL		GND, <u>HRESET</u> , OVDD	Connect L2VSEL to: GND <u>HRESET</u> OVDD 3.3V L2OVDD or as described in the hardware specification.
	L2_TSTCLK	✓ ✓ ✓	✓	100-1kΩ OVDD Factory test pin only (has nothing to do with L2 interface).
	L2WE			to HRESET May also connect to pullup or pulldown.
	L2ZZ	✓ ✓ ✓	SRAM SGW	open Directly drives SRAM SGW (global write) pin. SWB(AD) and SW are typically grounded.
	L3VSEL		SRAM ZZ	open Directly drives SRAM ZZ pin.
	L3ADDR[17:0]	✓	GND, <u>HRESET</u> , OVDD	Connect L3VSEL to: GND <u>HRESET</u> OVDD 2.5V OVDD or as described in the hardware specification.
	L3_CLK[0:1]	✓	SRAM A[17:0]	open The L3ADDR bus is little-endian, connect to similarly named SRAM address pins.
	L3_CNTL0	✓	DDRSRAM: CK PBSRAM: K	open One clock per SRAM device.
	L3_CNTL1	✓	DDRSRAM: B1 PBSRAM: SE1	open Function depends on SRAM type used.
	L3DATA[0:63]	✓	DDRSRAM: B2 PBSRAM: SGW	open Function depends on SRAM type used.
	L3DATA[0:63]		SRAM D[0:63]	open L3DATA[0:31] data bits may be rearranged to make routing more optimal, as may L3DATA[32:63]. Preserve the association between L3_ECHO_CLK[0:1] and L3DATA[0:31], and L3_ECHO_CLK[2:3] and L3DATA[32:63].

Table 1. Processor Connections (Continued)

Criticai	Signal	Connection		Notes
		if used	if not used	
	L3DP[0:7]	✓	SRAM DP[0:7]	open L3DP[0:3] and L3DP[4:7] data bits can be rearranged to make routing more optimal.
	L3_ECHO_CLK[0:1]	✓	DDRSRAM: CQ PBSRAM: loop	open For PBSRAM, connect L3_ECHO_CLK0 to L3_ECHO_CLK1, and match the trace length of L3_CLK0.
	L3_ECHO_CLK[2:3]	✓	DDRSRAM: CQ PBSRAM: loop	open For PBSRAM, connect L3_ECHO_CLK2 to L3_ECHO_CLK3, and match the trace length of L3_CLK1.
	LSSD_MODE	✓	✓	✓
	MCP	✓	✓	✓
	NC	✓	✓	✓
	PLL_CFG[0:3]	✓	✓	✓
	PLL_CFG[0:4]	✓	✓	✓
	PLL_EXT			✓
	PMON_IN	✓		to event 1K-5KΩ OVDD Performance monitor signal can be connected to any signal to measure.
	PMON_OUT	✓		as needed open Application-dependant.
	QACK	✓	✓	✓
	QREQ	✓	✓	✓
	RSRV	✓	✓	✓
	SCK	✓	✓	1K-3KΩ OVDD open SCK is open drain.

Table 1. Processor Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
	TSIZ[0:2]	✓	✓	as needed MPC824X
	TT[0:4]	✓	✓	✓ as needed MPC745X
	VOLTDET	✓	✓	✓ as needed MPC74X0
	WT	✓	✓	✓ as needed MPC755

Table 2 lists only the memory/PCI/system controller signals of the devices, not the 60X bus signals (if any). For example, the MPC107 does not have an entry for the \overline{TS} signal, since \overline{TS} should already have been properly connected as described in Table 1, when the (required) PowerPC CPU is connected.

Table 2. Memory/PCI/System Controller Connections

Critical	Signal	Connection		Notes
		if used	if not used	
	AD[31:0]	✓	✓	1K-5KΩ LVDD MPC8240
	AVDD	✓	✓	filtered VDD MPC8245
	AVDD2	✓	✓	filtered VDD MPC107
	$\overline{\text{C/BE}[3:0]}$	✓	✓	as needed 1K-5KΩ LVDD
	CKE	✓	✓	SDRAM CKE open

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical		Signal	Connection		Notes
			if used	if not used	
MPC107	CPU_CLK[0:2]		as needed	open	CPU_CLK signals must have trace length added to match any delay on the SDRAM_SYNC_OUT to SDRAM_SYNC_IN feedback path. Refer to the MPC107 Design Guide (AN1849) for details.
MPC8240	CS[0:7]	SDRAM CS	open		Standard SDRAM control signal. Each CS[0:7] pin must control one 64-bit (or 32-bit) array of memory. Each SODIMM or DIMM will have one or two arrays of memory on it with one, two or four usable chip-selects. Standard wiring is: SODIMM (64 only): One CS[0:7] to CS0, second CS[0:7] to CS1. DIMM (as 64-bits): One CS[0:7] to CS0 and CS2, second CS[0:7] to CS1 and CS3. DIMM (as 32-bits): One CS[0:7] to CS0, second CS[0:7] to CS2, third CS[0:7] to CS1, fourth CS[0:7] to CS3.
MPC8245	CTS1	RS232 receiver	1K-5KΩ LVDD		RS232 signal: Clear to send.
	DEVSEL	as needed	1K-5KΩ LVDD		Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	DQM[0:7]	SDRAM DQ[0:7]	open		Each DQM must be associated with corresponding MDH/MDL byte lanes: DQM0 $\leftarrow \rightarrow$ MDH[0:7] DQM1 $\leftarrow \rightarrow$ MDH[8:15] DQM2 $\leftarrow \rightarrow$ MDH[16:23] DQM3 $\leftarrow \rightarrow$ MDH[24:31] DQM4 $\leftarrow \rightarrow$ MDL[0:7] DQM5 $\leftarrow \rightarrow$ MDH[8:15] DQM6 $\leftarrow \rightarrow$ MDH[16:23] DQM7 $\leftarrow \rightarrow$ MDH[24:31]
					If an 8-bit SDRAM device is attached to MDH[0:7], then DQM0 should be connected to the DQM pin, and so forth. Any parity SDRAM devices can use any DQM[0:7] signal (it will have to share).
	FOE	as needed	open		FOE is not needed if non-writable devices (PROM) is used for the boot code (or if the boot code is on PCI).
	FRAME	as needed	1K-5KΩ LVDD		Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	GNT[4:0]	as needed			GNT0: 1K-5KΩ LVDD, others open If the arbiter is disabled, GNT0 becomes "REQ" and should be pulled up on a PCI motherboard or private PCI bus.

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
	IDSEL ☞	✓ ✓ ✓ one of AD[31:0]	GND	IDSEL should be connected to GND for host systems and to one address line of AD[31:0] for agent systems. If the PCI port is not used, it should be grounded.
	INTA	as needed	open	In agent mode, INTA typically connects to a central interrupt controller. In host mode, INTA may be used to assert interrupts to other devices, such as a second processor.
	IRDY	✓ ✓ ✓ as needed 1K-5KΩ LVDD	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	IRQ(0:4)	✓ ✓ ✓ as needed 1K-5KΩ LVDD	1K-5KΩ LVDD	INT[0:4] should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card.
	LAVDD ☞	filtered VDD		Connect to core voltage (VDD not OVDD) through a 10 ohm resistor, with (2) 2.2uF ceramic capacitors. Trace lengths should be short, but do not need to be thick (~15mW typical).
		✓ ✓	open or AVDD	Internally connected to AVDD (pin C17).
	LOCK	✓ ✓ ✓ as needed 1K-5KΩ LVDD	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	MAA[0:2]	✓ ✓ to logic analyzer	open	MAA assists logic analyzers in recovering addressing information
	MDH[0:31] MDL[0:31]	✓ ✓ ✓ as needed		All flash, SDRAM/DRAM, and PortX I/O devices connect to MDH/MDL, not to the DH/DL processor data bus (if any).
	MIV	✓ ✓ to logic analyzer	open	MIV assists logic analyzers in recovering addressing information.
	OSC_IN	✓ ✓ PCI clock source	1K-5KΩ OVDD	OSC_IN recommended only for embedded host systems, not for PCI agent cards due to clock skew.
	PAR(0:7)	✓ ✓ ✓ as needed	open	All flash, SDRAM/DRAM, and I/O devices connect to PAR[0:7], not to the DH/DL processor data bus (if visible). For Flash and I/O, PAR[0:7] is used for addressing, not flash or I/O parity.
	PAR	✓ ✓ ✓ as needed 1K-5KΩ LVDD	1K-5KΩ LVDD	PAR should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	PCI_CLK[0:4]	✓ ✓ as needed	open	PCI clocks to target PCI devices should have equal lengths. If not used, disable clock drivers in the CDCR register.

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
	PCI_SYNC_IN 			PCI_SYNC_IN is the primary clock input for the chip. (OSC_IN is just a clock buffer). If the buffer is not used, the PCI clock "CLK" connects to PCI_SYNC_IN with the same consideration any other PCI clock gets: max of 2.0 ns skew on a motherboard, max 2.5" trace length on a plug-in card. If PCI_SYNC_IN is connected to a PCI backplane, the clock source must be 3.3V or restricted (pin is not 5V PCI compatible).
MPC107	PCI_SYNC_OUT	✓ ✓ ✓	PCI_SYNC_IN open	PCI feedback path should have a trace length to PCI_SYNC_IN of equal lengths to other PCI device clocks.
MPC8240	PERR	✓ ✓ ✓	as needed 1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
MPC8245	PMAA[0:2]	✓ ✓	to logic analyzer open	PMAA assists logic analyzers in recovering addressing information
	RCS0	✓ ✓ ✓	to boot ROM or 100-1KΩ pulldown open	RCS0 is used for reset startup code. A pulldown on RCS0 selects PCI boot mode.
	RCS1	✓ ✓ ✓	as needed open	Local ROM or PortX chip select.
	RCS[2:3]	✓ ✓	as needed open	Local ROM or PortX chip select.
	REQ[4:0]	✓ ✓ ✓	as needed 1K-10KΩ LVDD	If the arbiter is enabled, REQ[4:0] should be pulled up on a PCI motherboard or private PCI bus. If PCI is not used, ground REQ0 (which becomes GNT) to park the PCI bus and maintain valid PCI state.
	RFC (RTC)	✓	to LF oscillator open	Refresh clock is independent of all other clocks.
	RTS1	✓	RS232 driver open	RS232 Request-To-Send output
	SCK	✓ ✓ ✓	1K-3KΩ OVDD open	SDA is open drain.
	SDA	✓ ✓ ✓	1K-3KΩ OVDD open	SDA is open drain.
	SDBAO	✓ ✓ ✓	open	Standard SDRAM address signal.
	SDBA1	✓ ✓ ✓	open	Standard SDRAM address signal.
	SDCAS	✓ ✓ ✓	SDRAM CKE open	Standard SDRAM control signal.
	SDMA12/ SDBA1	✓	SDRAM A12 and/or SDBA1 open	Standard SDRAM address signal. Connects to SDBA1 or A12, depending on SDRAM size. For modules, connect to both A12 and SDBA1 pins.

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
	SDMA[11:0]	✓	✓	SDRAM A[11:0] open Standard SDRAM address signal.
	SDMA[13:12]	✓	✓	SDRAM A[13:12] open Standard SDRAM address signal.
	SDMA14	✓	✓	SDRAM A14 open Standard SDRAM address signal.
	SDRAM_CLK [0:3]	✓	✓	SDRAM CLK open Standard SDRAM clock signal. Clocks to the SDRAM should have equal-length traces, and generally match the trace length of the SDRAM.
	SDRAM_SYNC_IN	✓	✓	SDRAM_SYNC_OUT open Connects to SDRAM_SYNC_OUT usually, except when zero-delay buffers are inserted between feedback path.
	SDRAM_SYNC_OUT	✓	✓	SDRAM_SYNC_IN open SDRAM feedback path should have a trace length at least equal to that of SDRAM_CLK to SDRAM clock pin path lengths. Additional delay can be added to increase hold time for SDRAM modules (usually required).
	SDRAS	✓	✓	SDRAM CKE open Standard SDRAM control signal.
	SERR	✓	✓	as needed 1K-5KΩ LVDD Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	SIN1	✓	✓	RS232 receiver open RS232 Received data.
	SOUT1	✓	✓	RS232 driver open RS232 Transmitted data.
	STOP	✓	✓	as needed 1K-5KΩ LVDD Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	SUSPEND	✓	✓	1K-5KΩ OVDD SUSPEND requires a pullup.
	TRDY	✓	✓	as needed 1K-5KΩ LVDD Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	TRIG_IN	✓	✓	TRIG_OUT 1K-5KΩ OVDD TRIG_IN is usually connected to TRIG_OUT, or a logic analyzer.
	TRIG_OUT	✓	✓	TRIG_IN or CKSTP_IN open TRIG_OUT is usually connected to TRIG_IN, CKSTP_IN, or a logic analyzer.
	WE	✓	✓	as needed open WE is not needed if non-writable devices (PROM) is used for the boot code (or if the boot code is on PCI).

1.3 L2 Cache Pipelined/Late-Write SRAM Connections

The MPC750, MPC755 and MPC74X0 processors support a “backside” L2 cache on a private cache bus. For some devices this bus can act as a private memory area. The L2 interface uses standard synchronous pipelined-burst or late-write SRAM devices in a non-pipelined manner. The connections are shown in Table 3.

Table 3. L2 Cache SRAM Connections

SRAM Signal	Connection	Notes
A[16:0]	L2ADDR[16:0]	Connect buses; order is not important since burst mode is not used.
A17	L2ADDR17	If present and/or needed. For forward compatibility, tie to a weak (1K-5KΩ pulldown) since LA17 = $\overline{CE3}$ on some SRAM devices.
A18	L2ASPARSE	If present and/or needed.
ADV	L2OVDD	Deasserted since burst mode not used.
ADSC	GND	Asserted to continually accept addresses.
ADSP	L2OVDD	Deasserted since burst mode not used.
DQ[0:63]	L2DATA[0:63]	Connect buses; order is not important since byte access modes are not used. DP bits may be intermixed with DQ bits if and only if parity-capable SRAMs are always used; otherwise, connect DP only to DP.
DP[0:7]	L2DP[0:7]	Connect buses; order is not important since byte access modes are not used. DP bits may be intermixed with DQ bits if and only if parity-capable SRAMs are always used; otherwise, connect DP only to DP.
\overline{G} \overline{OE}	GND	Since the L2 is chip-select-controlled, it is normally in output mode unless being written to. \overline{OE} may be tied low.
CK K	L2CLK_OUTA L2CLK_OUTB	For single-ended clocks, tie one clock to each of two SRAMs without sharing. Keep trace lengths matching other L2 traces. For differential clocks, tie “A” to the active high clocks and “B” to the active low clocks. Route the clocks in a “Y” manner so the stubs have the same, minimal, length.
LBO	GND or VCC	GND is for PowerPC bursts order; however, burst mode is not used so may be tied high or low.
SB[A:D]	GND or L2OVDD	Byte write modes are not used.
SGW	L2WE	Write cause global writes.
SW	L2OVDD	Byte write modes are not used.
SE1	L2CE	Connect SRAM chip select.
SE2	L2OVDD	Second chip-select not used.
SE3	GND	Third chip-select not used.
ZZ	L2ZZ or GND	Optional; not all SRAMs have ZZ.

In addition, the L2SYNC_OUT pin should be connected to the L2SYNC_IN pin using a trace length equal to the ones used on the L2CLK_OUT[A:B] traces.

Power

Table 5. L3 Cache PBSRAM/LWSRAM Connections

SRAM Signal	Connection	Notes
A[17:0]	L3ADDR[17:0]	Connect buses; order is not important since burst mode is not used.
ADV	GVDD	Deasserted since burst mode not used.
ADSC	GND	Asserted to continually accept addresses.
ADSP	GVDD	Deasserted since burst mode not used.
CK K	L3_CLK0 or L3_CLK1	Connect one clock to each of the SRAMs without sharing. Keep trace lengths matching other L3_ECHO_CLK feedback traces.
CK K	GVDD/2	Connect to a resistor divider or power supply set to the L3 cache power supply. Two 250Ω resistors are sufficient current.
DQ[0:31] DQP[0:3]	L3DATA[0:31] L3DP[0:3]	Connect buses; order is not important since byte access modes are not used. DQ bits may be reordered. DQP bits may be reordered. DQ and DQP bits may be intermixed <u>within this pairing only</u> , if and only if parity-capable SRAMs are always used, otherwise connect only DQ to DQ and DQP to DQP.
\overline{G} \overline{OE}	GND	The L3 is chip-select-controlled, so it is normally in output mode unless being written to. \overline{G} may be tied low.
LBO	GND	Selects linear burst order.
SBW[A:D]	GVDD	Byte write modes are not used.
$\overline{SE1}$	L3CNTL0	Signal operates as SRAM chip select.
SE2	GVDD	Second active-high chip-select not used.
$\overline{SE3}$	GND	Third active-low chip-select not used.
SGW	L3CNTL1	Signal operates as global write enable.
\overline{SW}	GVDD	Byte write modes are not used.
ZZ	GND	Optional; not all SRAMs have ZZ.

1.6 Power

Motorola processor specifications state restrictions on the amount of time any power pin can be at a non-standard voltage in relation to another power pin. Typically these events occur during power-up and power-down. When the restrictions are not met, if the amount of time exceeds approximately 50 mS, damage to the part may occur.

If the power supply can sequence all the I/O voltage (OVDD), L2 I/O voltage (L2OVDD), and core voltage (VDD) within the specification limits, or stabilize within 50 mS, then no further design work is needed.

Otherwise, power supply sequencing assistance is needed. The easiest way is to apply a diode voltage sourcing network as shown in the hardware specifications, but other means such as MOSFETs configured as a linear regulator would be suitable as well. The diode solution supplies just under the targeted operating voltage, but within the differential allowances in the hardware specification. Each device has slightly different allowances, so refer to the hardware specifications for particular examples of diode networks for each device.

Note that the diode network is needed for each non-compliant power supply. However, it is not needed between all power supplies, only between those which are too slow. Thus, if OVDD (typically 3.3V) is stable first and last, the others can be derived from it alone.

1.7 Clocks

All clocks should be carefully routed to be of equal lengths within similar domains (processor system bus, cache bus, memory bus, or PCI bus). Devices with integrated clock drivers make this relatively easy; see the corresponding hardware specifications, or the MPC107 Design Guide for further details.

1.8 References

The reference materials shown in Table 6 may be useful to the designer. To locate the documents, go to <http://www.motorola.com/> and search for the document title.

Table 6. Reference Material

Description	Document
MPC107 Design Guide	AN1849/D
MPC603e™ Hardware Specifications (PID6)	MPC603EEC/D R2
MPC603e Hardware Specifications (PID7t)	MPC603E7TEC/D R3
MPC750A Hardware Specification	MPC750EC/D
MPC7400 Hardware Specifications	MPC7400EC/D
MPC7410 Hardware Specifications	MPC7410EC/D
MPC7450 Hardware Specification	MPC7450EC/D
MPC107 Hardware Specification	MPC107EC/D
MPC8240 Integrated Processor Hardware Specifications	MPC8240EC/D
MPC8245 Integrated Processor Hardware Specifications	MPC8240EC/D

1.9 Revision History

Table 7 provides a revision history of this document.

Table 7. Document History

Revision Number	Changes
Rev 1.1	Added MPC7450 Support.
Rev 1.2	Corrected AP0 data; changed OVDD pullup recommendations, Motorola processor references.

Revision History

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center,
3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour
Centre, 2 Dai King Street, Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

<http://www.motorola.com/semiconductors>

DOCUMENT COMMENTS:

FAX (512) 933-2625,
Attn: RISC Applications Engineering

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2001