

**FEATURES**

- 10-Bit Resolution
- 20MHz Sampling Rate
- Internal S/H Function
- Single 3V Power Supply
- $V_{IN}$  DC Range: 0V to  $V_{DD}$
- $V_{REF}$  DC Range: 1V to  $V_{DD}$
- Low Power: 80mW (typ)
- Three-State Digital Outputs
- Power Down: 1.0mW (typ) Power Dissipation
- ESD Protection: 2000V Minimum
- For 5V Operation Refer to XRD6415

**APPLICATIONS**

- Digital Camcorders
- Digital Cameras
- Precision Scanners
- Medical Imaging
- Digital Color Copiers
- IR Imaging
- Digital Communications

**BENEFITS**

- Complete Analog-to-Digital Converter (ADC) That Requires No External Active Components
- Small Outline Package to Reduce Board Space
- Low Power Dissipation
- Easy to Use Rugged Design

**GENERAL DESCRIPTION**

The XRD64L15 is a 10-bit, 20MSPS, Analog-to-Digital Converter (ADC) for applications that require high speed and high accuracy. Designed using an advanced CMOS process, this part offers excellent performance, low power consumption and latch-up free operation.

The XRD64L15 uses a subranging architecture to maintain low power consumption at high conversion rates. Our proprietary comparator design achieves a low analog input capacitance. The input circuitry of the XRD64L15 includes an on-chip S/H function that allows the product to digitize analog input signals between GND and  $V_{DD}$ . The XRD64L15 can be placed into power down

(stand-by) mode, reducing the power dissipation to 1.5mW (typical) by a digitally controlled pin.

Providing external reference voltages allows easy interface to any input signal range between GND and  $V_{DD}$ . This also allows the system to calibrate out zero scale and full scale errors by adjusting  $V_{RT}$  and  $V_{RB}$ . The Reference Ladder tap (VR2) can be used to externally trim INL errors.

This device operates from a single 3.3V supply. Power consumption from a 3.3V supply is typically 80mW at  $f_S=15\text{MHz}$ . For 5V supply operation refer to XRD6415.

Part No.	Package	Operating Temperature Range
XRD64L15AIP	28 Lead 300 Mil PDIP	-40°C to +85°C
XRD64L15AID	28 Lead 300 Mil JEDEC SOIC	-40°C to +85°C
XRD64L15AIU	28 Lead SSOP (5.3 mm)	-40°C to +85°C
XRD64L15AIQ	32 Lead TQFP (7 x 7 x 1.4 mm)	-40°C to +85°C
XRD64L15AIV	48 Lead TQFP (7 x 7 x 1.0 mm)	-40°C to +85°C

## SIMPLIFIED BLOCK DIAGRAM






Figure 1. Block Diagram


## PIN CONFIGURATIONS




28 Lead PDIP (0.300")



28 Lead SOIC (Jedec, 0.300")  
28 Lead SSOP (5.3 mm)



32 Lead TQFP (7 x 7 x 1.4 mm)



48 Lead TQFP (7 x 7 x 1.0 mm)

## PIN DESCRIPTION (28 Lead PDIP, SOIC & SSOP Packages)

Pin #	Symbol	Description
1	DV <sub>DD</sub>	Power Supply (Digital Outputs)
2	OFW	Overflow Output
3	DB0	Data Output Bit 0 (LSB)
4	DB1	Data Output Bit 1
5	DB2	Data Output Bit 2
6	DB3	Data Output Bit 3
7	DB4	Data Output Bit 4
8	DB5	Data Output Bit 5
9	DB6	Data Output Bit 6
10	DB7	Data Output Bit 7
11	DB8	Data Output Bit 8
12	DB9	Data Output Bit 9 (MSB)
13	DGND	Ground (Digital Outputs)
14	GND	Ground
15	V <sub>DD</sub>	Power Supply
16	CLK	Sampling Clock Input
17	$\overline{OE}$	Output Enable Control
18	PD	Power Down Control
19	V <sub>DD</sub>	Power Supply
20	N/C	No Connection
21	GND	Ground
22	V <sub>RT</sub>	Top of Reference Ladder
23	VR2	Center of Reference Ladder
24	V <sub>RB</sub>	Bottom of Reference Ladder
25	GND	Ground
26	N/C	No Connection
27	V <sub>IN</sub>	Analog Input Voltage
28	V <sub>DD</sub>	Power Supply

## PIN DESCRIPTION (32 Lead Plastic QFP Package)

Pin #	Symbol	Description
1	DB9	Data Output Bit 9 (MSB)
2	DGND	Ground (Output)
3	GND	Ground
4	GND	Ground
5	GND	Ground
6	V <sub>DD</sub>	Power Supply
7	CLK	Sampling Clock Input
8	$\overline{OE}$	Output Enable Control
9	PD	Power Down Control
10	V <sub>DD</sub>	Power Supply
11	GND	Ground
12	V <sub>RT</sub>	Top of Reference Ladder
13	V <sub>RB</sub>	Bottom of Reference Ladder
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	GND	Ground
19	GND	Ground
20	V <sub>IN</sub>	Analog Input Voltage to ADC
21	V <sub>DD</sub>	Power Supply
22	DV <sub>DD</sub>	Power Supply (Output)
23	OFW	Overflow Output
24	DB0	Data Output Bit 0 (LSB)
25	DB1	Data Output Bit 1
26	DB2	Data Output Bit 2
27	DB3	Data Output Bit 3
28	DB4	Data Output Bit 4
29	DB5	Data Output Bit 5
30	DB6	Data Output Bit 6
31	DB7	Data Output Bit 7
32	DB8	Data Output Bit 8

## PIN DESCRIPTION (48 Lead TQFP Package)

Pin #	Symbol	Description
1	DB0	Digital Output Bit 0 (LSB)
2	DB1	Digital Output Bit 1
3	DB2	Digital Output Bit 2
4	DB3	Digital Output Bit 3
5	DB4	Digital Output Bit 4
6	N/C	No Connection
7	N/C	No Connection
8	DB5	Digital Output Bit 5
9	DB6	Digital Output Bit 6
10	DB7	Digital Output Bit 7
11	DB8	Digital Output Bit 8
12	DB9	Digital Output Bit 9 (MSB)
13	DGND	Ground (Digital Outputs)
14	N/C	No Connection
15	N/C	No Connection
16	GND	Ground
17	N/C	No Connection
18	N/C	No Connection
19	V <sub>DD</sub>	Power Supply
20	N/C	No Connection
21	N/C	No Connection
22	CLK	Sample Clock
23	$\overline{OE}$	Output Enable (3-State Cntl)
24	PD	Power Down Control
25	N/C	No Connection
26	V <sub>DD</sub>	Power Supply
27	N/C	No Connection
28	GND	Ground
29	N/C	No Connection
30	V <sub>RT</sub>	Top of Reference Ladder
31	N/C	No Connection
32	VR2	Center of Reference Ladder
33	N/C	No Connection
34	V <sub>RB</sub>	Bottom of Reference Ladder
35	N/C	No Connection
36	GND	Ground
37	N/C	No Connection
38	N/C	No Connection

## PIN DESCRIPTION (48 Lead TQFP Package) (CONT'D)

Pin #	Symbol	Description
39	$V_{IN}$	Analog Input Voltage
40	N/C	No Connection
41	N/C	No Connection
42	$V_{DD}$	Power Supply
43	N/C	No Connection
44	N/C	No Connection
45	$DV_{DD}$	Power Supply (Digital Outputs)
46	N/C	No Connection
47	N/C	No Connection
48	N/C	No Connection

## ELECTRICAL CHARACTERISTICS TABLE

Test Conditions:  $V_{DD} = DV_{DD} = 3.3V$ ,  $F_S = 15 \text{ MHz}$  (50% Duty Cycle),  
 $V_{RT} = 2.5V$ ,  $V_{RB} = 0.5V$ ,  $T_A = 25^\circ C$  Unless Otherwise Specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
Key Features						
n	Resolution	10			Bits	
F <sub>S</sub>	Maximum Sample Rate		20	15	MSPS	
DC Accuracy <sup>1</sup>						
DNL	Differential Non-Linearity	−0.8	±0.5	1.0	LSB	Best Fit Line (Max INL – Min INL)/2
INL	Integral Non-Linearity	−2.5	1.5	2.5	LSB	
EZS	Zero Scale Error	0	20	40	mV	
EFS	Full Scale Error	−1.0	±0.4	1.0	% FS	V <sub>IN</sub> can swing from GND to V <sub>DD</sub> , actual digitized range is set by V <sub>RT</sub> & V <sub>RB</sub> .
V <sub>INPP</sub>	DC Input Range	GND		V <sub>DD</sub>	V	
Reference Voltages						
V <sub>RT</sub>	Top Reference Voltage	1.0	2.5	V <sub>DD</sub>	V	
V <sub>RB</sub>	Bottom Reference Voltage	GND	0.5	V <sub>DD</sub> −1	V	
V <sub>REF</sub>	Differential Ref. Voltage <sup>2</sup>	1.0	2	V <sub>DD</sub>	V	
R <sub>L</sub>	Ladder Resistance	350	500	650	Ω	
Analog Input <sup>3</sup>						
	Input Voltage Range	V <sub>RB</sub>		V <sub>RT</sub>	V	V <sub>RB</sub> Min. = GND V <sub>RT</sub> Max = V <sub>DD</sub>
BW	Input Bandwidth (−1 dB) <sup>4</sup>		50		MHz	CLK = Low CLK = High
C <sub>IN</sub>	Input Capacitance Sample <sup>5</sup>		20		pF	
C <sub>IN</sub>	Input Capacitance Convert <sup>5</sup>		7		pF	
Conversion Character						
t <sub>AP</sub>	Aperture Delay		6		ns	
t <sub>AJ</sub>	Aperture Jitter		30		ps	
Dynamic						
	Signal-to-Noise Ratio (SNR) F <sub>IN</sub> = 1 MHz		58		dB	F <sub>S</sub> = 10MSPS
	SNR and Distortion (SNDR) F <sub>IN</sub> = 1 MHz		57		dB	F <sub>S</sub> = 10MSPS
Digital Inputs						
V <sub>IH</sub>	Digital Input High Voltage	2.5			V	CLK, $\overline{OE}$ and PD between GND and V <sub>DD</sub>
V <sub>IL</sub>	Digital Input Low Voltage			0.5	V	
I <sub>IN</sub>	DC Leakage Currents <sup>6</sup> CLK, $\overline{OE}$ , and PD		5		μA	
	Input Capacitance		5		pF	

## ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
<b>Digital Outputs</b>						<b>C<sub>OUT</sub>=15pF</b>
V <sub>OH</sub>	Output High Voltage	2.5			V	While Sourcing 1mA
V <sub>OL</sub>	Output Low Voltage			0.4	V	While Sinking 1mA
I <sub>OZ</sub>	High-Z Leakage	-10		10	μA	OE = High, or PD = High
t <sub>DL</sub>	Data Valid Delay <sup>2</sup>	10	12	13	ns	
t <sub>DEN</sub>	Data Enable Delay	10	12	14	ns	
t <sub>DHZ</sub>	Data High-Z Delay	7	8	9	ns	
	Pipeline Delay (Latency)		3		cycles	Time Delay between CLK and Data Output
<b>Power Supplies</b>						
I <sub>DD</sub> (PD)	Power Down (I <sub>DD</sub> )		0.3	0.5	mA	
V <sub>DD</sub>	Operating Voltage <sup>7,8</sup>	2.7	3.3	3.6	V	
DV <sub>DD</sub>	Logic Power Supply <sup>9</sup>	2.7	3.3	V <sub>DD</sub>	V	
I <sub>DD</sub>	Supply Current		24	32	mA	

**Notes**

- 1 Tester measures code transitions by dithering the voltage of the analog input (V<sub>IN</sub>). The difference between the measured and the ideal code width (V<sub>REF</sub>/1024) is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).
- 2 Specified values guarantee functionality. Refer to other parameters for accuracy.
- 3 Guaranteed. Not tested.
- 4 -1 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- 5 See V<sub>IN</sub> equivalent circuit. Switched capacitor analog input requires driver with low output resistance.
- 6 All inputs have diodes to V<sub>DD</sub> and GND. Input DC currents will not exceed specified limits for any input voltage between GND and V<sub>DD</sub>.
- 7 The GND pins are connected through the silicon substrate. Connect all GND pins together at the package and to the analog ground plane. DGND and GND are connected through junction diodes. See logic output interface section.
- 8 The V<sub>DD</sub> pins should be tied together at the package.
- 9 See logic output interface section.

Specifications are subject to change without notice


**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25°C unless otherwise noted)<sup>1, 2, 3</sup>**

V <sub>DD</sub> to GND	+7.0V	Storage Temperature	-65 to +150°C
V <sub>RT</sub> & V <sub>RB</sub>	V <sub>DD</sub> +0.5 to GND -0.5V	Package Power Dissipation Rating to 75°C	
V <sub>IN</sub>	V <sub>DD</sub> +0.5 to GND -0.5V	PDIP, SOIC, TQFP, SSOP	1000mW
All Inputs	V <sub>DD</sub> +0.5 to GND -0.5V	Derates above 75°C	14mW/°C
All Outputs	V <sub>DD</sub> +0.5 to GND -0.5V	Lead Temperature (Soldering 10 seconds)	+300°C


**Notes**

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.
- 3 V<sub>DD</sub> refers to AV<sub>DD</sub> and DV<sub>DD</sub>. GND refers to AGND and DGND.





**Figure 2. XRD64L15 Timing Diagram**




**Figure 3. Three-State Timing Diagram**

## THEORY OF OPERATION

### $V_{IN}$ Analog Input

This part has a switched capacitor, sampling input circuit. The input impedance changes with the phase of the input clock.  $V_{IN}$  is sampled on the low to high clock transition and the digital data updates on the low to high clock transition. The diagram *Figure 4*. shows an equivalent input circuit.



**Figure 4. Equivalent Input Circuit**

### OFW Overflow (Output)

This signal indicates when the Analog Input ( $V_{IN}$ ) goes above  $V_{RT}$ . The pin is normally at a low logic level. When  $V_{IN} > V_{RT}$ , OFW will go high and the data bits (DB0 – DB9) will show full scale (i.e. all 1s).

### $\overline{OE}$ Output Enable (Input)

This signal controls the 3-state drivers on the digital outputs DB0 – DB9 and OFW. During normal operation  $\overline{OE}$  should be held low so that all outputs are enabled. When  $\overline{OE}$  is driven high DB0 – DB9 and OFW go into high impedance mode. This control operates asynchronous to the clock and will only control the output drivers. The internal output register will get updated if the clock is running while the outputs are in three-state mode.


$\overline{OE}$	DB0-DB9	OFW
0	Enabled	Enabled
1	Three-States	Three-States

**Table 1. Output Enable**

### Logic Output Interface

The digital output drive circuitry of the XRD64L15 was designed to operate separately from the analog supplies. The  $DV_{DD}$  pin of the XRD64L15 is a separate power supply dedicated to the logic output drivers.  $DV_{DD}$  is not connected internally with any of the other power supplies. *Figure 5*. illustrates the power supply circuitry of the XRD64L15.

$DV_{DD}$  and DGND connect directly to the digital logic power of the user's system isolating the analog and digital power supplies and grounds. DGND is not common to the XRD64L15 substrate. The XRD64L15 substrate is common only to the packages' GND pins.




**Figure 5. XRD64L15 ADC Power Supply Circuit Allows Separate  $V_{DD}$  &  $DV_{DD}$  and Separate GND & DGND**

### Power Supply Sequencing


There are no power supply sequencing issues if  $DV_{DD}$  and  $V_{DD}$  of the XRD64L15 are driven from the same supply. When  $DV_{DD}$  and  $V_{DD}$  are driven separately,  $V_{DD}$  must come up at the same time or before  $DV_{DD}$ , and go down at the same time or after  $DV_{DD}$ . If the power supply sequencing in this case is not followed, then damage may occur to the product due to current flow through the source-body junction diodes between  $DV_{DD}$  and  $V_{DD}$ . An external diode (5082-2235) layed out close to the converter from  $DV_{DD}$  to  $V_{DD}$  prevents damage from occurring when power is cycled incorrectly.

PD	Device Status
High	Off (Not Operating)
Low	On (Operating)

**Table 2. Power Down**



**Figure 6. Crossplot Staircase Output**  
**CLK = (15MSPS,  $t_{rf} = 15\text{ns}$ ),  $V_{DD} = 3\text{V}$ ,**  
 **$V_{REF} = 2\text{V}$**



**Figure 7. FFT Test Circuit**  
**(Refer to XRD64L15 Application Board**  
**Note for Details)**

## FINAL DESIGN CONSIDERATIONS


The XRD64L15 can be evaluated with the XRD6415AB application board. Contact your distributor or sales person for delivery. Using the XRD6415AB the following final design considerations can be made.

1. Be generous with analog and digital ground planes. Mirror the ground plane with the supply planes. Use a 5 mil power / ground plane separation if a four layer board can be used. The XRD64L15 substrate is common to the packages' GND pins only. DGND and DV<sub>DD</sub> are separate supplies dedicated to the output logic drivers of the XRD64L15. Connect DGND and DV<sub>DD</sub> to the power planes of the system's digital logic.
2. Keep high frequency decoupling capacitors very close to the A/D pins and minimize the loop area included so less flux will induce less noise. Use decoupling capacitors in the same locations as on the XRD6415/XRD64L15AB.
3. Coupling between logic signals and analog circuitry can easily change a 10-bit system into an 8-bit system or worse. Completely separate them. Watch for coupling opportunities from other sources not immediately associated with the A/D. Don't use switching power supplies in adjacent locations, for example.
4. The DC performance of the XRD64L15 is optimized with rise and fall times of CLK edges limited to greater than or equal to 10ns. A resistor in series with the CLK input pin can combine with parasitic capacitance to limit rise and fall times. Select a low jitter clock with a 50% duty cycle for best spectral results.
5. Use support devices equivalent to those used on the evaluation board. Use the application board to verify these devices up front, i.e. use very linear passive components in the signal path.
6. Select a driving op amp whose noise, speed, and linearity fits the application. Use a resistor to decouple the output of the driving op amp from the switching input capacitance of the XRD64L15.
7. DNL and INL performance is optimized when the V<sub>RB</sub> input of the XRD64L15 is buffered. If V<sub>RB</sub> is connected to the PCB ground plane it is subject to the noise and ground bounce in that plane. For example


V<sub>RB</sub> could be buffered to 50mV above ground and still have a wide reference voltage range set by connecting V<sub>RT</sub> to a voltage near V<sub>DD</sub>.

8. Use 50 or 100Ω resistors to isolate the XRD64L15 digital output pins from a latch or bus connection. This protects the output drivers and reduces the effects of high speed switching logic signals from degrading the ADC performance. Layout the latch or digital buffers as close to the ADC as possible to minimize trace length.


## PERFORMANCE CHARACTERISTICS




**Figure 8. XRD64L15 DNL @ 15MSPS,**  
V<sub>DD</sub> = 3V, V<sub>RT</sub>=2.5V, V<sub>RB</sub> = 0.5V




**Figure 9. XRD64L15 INL @ 15MSPS,**  
V<sub>DD</sub> = 3V, V<sub>RT</sub>=2.5V, V<sub>RB</sub> = 0.5V




**Figure 10. XRD64L15 SNR & SNDR vs.  $F_{IN}$ ,  
 $V_{DD} = 3.3V$ ,  $DV_{DD} = 3.3V$ ,  $V_{REF} = 3V$  &  $2V$ ,  
 $F_S = 10MSPS$ ,  $C_{IN} = 100pF$**



**Figure 11. XRD64L15 FFT  $V_{REF} = V_{DD} = 3.3V$ ,  
 $DV_{DD} = 3.3V$ ,  $F_{IN} = 100kHz$ ,  $F_S = 10MSPS$ ,  
 $C_{IN} = 100pF$**




**Figure 12. XRD64L15 SNR & SNDR vs.  $F_{IN}$ ,  
 $V_{DD} = 3.3V$ ,  $DV_{DD} = 3.3V$ ,  $V_{REF} = 3V$  &  $2V$ ,  
 $F_S = 15MSPS$ ,  $C_{IN} = 100pF$**



**Figure 13. XRD64L15 SNR & SNDR vs.  $F_{IN}$ ,  
 $V_{DD} = 3.3V$ ,  $DV_{DD} = 3.3V$ ,  $V_{REF} = 3V$  &  $2V$ ,  
 $F_S = 20MSPS$ ,  $C_{IN} = 100pF$**

## 28 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP)

Rev. 1.00




SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.145	0.210	3.68	5.33
A <sub>1</sub>	0.015	0.070	0.51	1.78
A <sub>2</sub>	0.115	0.195	2.92	4.95
B	0.014	0.024	0.36	0.56
B <sub>1</sub>	0.030	0.070	0.76	1.78
C	0.008	0.014	0.20	0.38
D	1.345	1.400	34.16	35.56
E	0.300	0.325	7.62	8.26
E <sub>1</sub>	0.265	0.310	7.11	7.49
e	0.100 BSC		2.54 BSC	
e <sub>A</sub>	0.300 BSC		7.62 BSC	
e <sub>B</sub>	0.310	0.430	7.87	10.92
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°

Note: The control dimension is the inch column

**28 LEAD SMALL OUTLINE  
(300 MIL JEDEC SOIC)**

*Rev. 1.00*




SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
B	0.013	0.020	0.33	0.51
C	0.009	0.013	0.23	0.32
D	0.697	0.713	17.70	18.10
E	0.291	0.299	7.40	7.60
e	0.050 BSC		1.27 BSC	
H	0.394	0.419	10.00	10.65
L	0.016	0.050	0.40	1.27
α	0°      8°		0°      8°	

*Note: The control dimension is the millimeter column*

## 28 LEAD SHRINK SMALL OUTLINE PACKAGE (5.3 mm SSOP)

Rev. 1.00




SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.066	0.084	1.67	2.13
A <sub>1</sub>	0.002	0.010	0.05	0.25
A <sub>2</sub>	0.064	0.074	1.62	1.88
B	0.009	0.015	0.22	0.38
C	0.004	0.008	0.09	0.20
D	0.390	0.414	9.90	10.50
E	0.197	0.221	5.00	5.60
e	0.0256 BSC		0.65 BSC	
H	0.292	0.323	7.40	8.20
L	0.025	0.041	0.63	1.03
α	0°	8°	0°	8°

Note: The control dimension is the millimeter column



**32 LEAD THIN QUAD FLAT PACK  
(7 x 7 x 1.4 mm TQFP)**

*Rev. 2.00*




SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.055	0.063	1.40	1.60
A <sub>1</sub>	0.002	0.006	0.05	0.15
A <sub>2</sub>	0.053	0.057	1.35	1.45
B	0.012	0.018	0.30	0.45
C	0.004	0.008	0.09	0.20
D	0.346	0.362	8.80	9.20
D <sub>1</sub>	0.272	0.280	6.90	7.10
e	0.0315 BSC		0.80 BSC	
L	0.018	0.030	0.45	0.75
α	0°	7°	0°	7°

*Note: The control dimension is the millimeter column*

## 48 LEAD THIN QUAD FLAT PACK (7 x 7 x 1.0 mm, TQFP)

Rev. 1.00



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.039	0.047	1.00	1.20
A <sub>1</sub>	0.002	0.006	0.05	0.15
A <sub>2</sub>	0.037	0.041	0.95	1.05
B	0.007	0.011	0.17	0.27
C	0.004	0.008	0.09	0.20
D	0.346	0.362	8.80	9.20
D <sub>1</sub>	0.272	0.280	6.90	7.10
e	0.020 BSC		0.50 BSC	
L	0.018	0.030	0.45	0.75
α	0°	7°	0°	7°

Note: The control dimension is the millimeter column

## Notes

## NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1996 EXAR Corporation

Datasheet March 1997

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.