



Preliminary W26A02

128K ´ 16 CMOS STATIC RAM


GENERAL DESCRIPTION

The W26A02 is a normal-speed, very low-power CMOS static RAM organized as 131072 x 16 bits that operates on a wide voltage range from 1.65V to 1.95V power supply. The W26A02, W26A02-LE and W26A02-LI, can meet the requirement of various operating temperature. This device is manufactured using Winbond's high performance CMOS technology.


FEATURES

- Low power consumption
- Access time: 70 nS
- 1.65V to 1.95V supply voltage
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Battery back-up operation capability
- Data retention voltage: 1.0V (min.)
- Data byte control
 - #LB (I/O1 – I/O8), #UB (I/O9 – I/O16)
- Available packages: 44-pin type two TSOP, and TFBGA

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 – A16	Address Inputs
I/O1 – I/O16	Data Inputs/Outputs
#CS	Chip Select Input
#WE	Write Enable Input
#LB	Lower byte select
#UB	Upper byte select
#OE	Output Enable Input
VDD	Power Supply
VSS	Ground
NC	No Connection

Preliminary W26A02



TRUTH TABLE

#CS	#OE	#WE	#LB	#UB	MODE	I/O1 - I/O8	I/O9 - I/O16	VDD CURRENT
H	X	X	X	X	Not Selected	High Z	High Z	ISB, ISB1
L	H	H	X	X	Output Disable	High Z	High Z	IDD
L	L	H	L	L	2 Bytes Read	DOUT	DOUT	IDD
L	L	H	L	H	Lower Byte Read	DOUT	High Z	IDD
L	L	H	H	L	Upper Byte Read	High Z	DOUT	IDD
L	X	L	L	L	2 Bytes Write	DIN	DIN	IDD
L	X	L	L	H	Lower Byte Write	DIN	High Z	IDD
L	X	L	H	L	Upper Byte Write	High Z	DIN	IDD
X	X	X	H	H	Not Selected	High Z	High Z	ISB, ISB1

DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER		RATING	UNIT
Supply Voltage to VSS Potential		-0.5 to +2.6	V
Input/Output to VSS Potential		-0.5 to V _{DD} +0.3	V
Allowable Power Dissipation		1.0	W
Storage Temperature		-65 to +150	°C
Operating Temperature	LE	-20 to 85	°C
	LI	-40 to 85	

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Operating Characteristics

(V_{SS} = 0V; T_A (°C) = -20 to 85 for LE, -40 to 85 for LI)

PARAMETER	SYM.	TEST CONDITIONS	W26A02		UNIT
			MIN.	MAX.	
Operating Power Voltage	V _{DD}	-	1.65	1.95	V
Input Low Voltage	V _{IL}	-	-0.2	+0.4	V
Input High Voltage	V _{IH}	-	+1.4	V _{DD} +0.2	V
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{DD}	-1	+1	μA
Output Leakage Current	I _{LO}	V _{I/O} = V _{SS} to V _{DD} ; #CS = V _{IH} (min.) or #OE = V _{IH} (min.) or #WE = V _{IL} (max.)	-1	+1	μA
Output Low Voltage	V _{OL}	I _{OL} = +0.1 mA	-	0.2	V
Output High Voltage	V _{OH}	I _{OH} = -0.1 mA	1.4	-	V
Operating Power Supply Current	I _{DD}	#CS = V _{IL} (max.), I/O = 0 mA; Cycle = min. Duty = 100%	-	25	mA
Standby Power Supply Current	I _{SB}	#CS = V _{IH} (min.)	-	0.3	mA
	I _{SB1}	#CS ≥ V _{DD} -0.2V	-	5	μA



CAPACITANCE

($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	C_{IN}	$V_{IN} = 0V$	8	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0V$	10	pF


Note: These parameters are sampled but not 100% tested.

AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 1.6V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	0.9V
Output Load	See the drawing below

AC Test Loads and Waveform



AC Characteristics, continued

(V_{SS} = 0V; T_A (°C) = -20 to 85 for LE, -40 to 85 for LI)

Read Cycle

PARAMETER	SYMBOL	W26A02		UNIT
		MIN.	MAX.	
Read Cycle Time	TRC	70	-	nS
Address Access Time	TAA	-	70	nS
Chip Select Access Time	TACS	-	70	nS
Output Enable to Output Valid	TAOE	-	35	nS
#UB, #LB Access Tim	TBA	-	70	nS
Chip Selection to Output in Low Z	TCLZ*	10	-	nS
Output Enable to Output in Low Z	TOLZ*	5	-	nS
#UB, #LB Enable to Output in Low Z	TBLZ*	5	-	nS
Chip Deselection to Output in High Z	TCHZ*	-	30	nS
Output Disable to Output in High Z	TOHZ*	-	30	nS
#UB, #LB Disable to Output in High Z	TBHZ*	-	30	nS
Output Hold from Address Change	TOH	10	-	nS

*These parameters are sampled but not 100% tested

Write Cycle

PARAMETER		SYMBOL	W26A02		UNIT
			MIN.	MAX.	
Write Cycle Time		TWC	70	-	nS
Chip Selection to End of Write		TCW	60	-	nS
Address Valid to End of Write		TAW	60	-	nS
#UB, #LB Select to End of Write		TBW	60	-	nS
Address Setup Time		TAS	0	-	nS
Write Pulse Width		TWP	55	-	nS
Write Recovery Time	#CS, #WE	TWR	0	-	nS
Data Valid to End of Write		TDW	40	-	nS
Data Hold from End of Write		TDH	0	-	nS
Write to Output in High Z		TWHZ*	-	30	nS
Output Disable to Output in High Z		TOHZ*	-	30	nS
Output Active from End of Write		TOW	5	-	nS


*These parameters are sampled but not 100% tested



TIMING WAVEFORMS


Read Cycle 1

(Address Controlled)




Read Cycle 2

(Chip Select Controlled, #OE = V_{IL}, #WE= V_{IH})




Timing Waveforms, continued

Read Cycle 3



Write Cycle 1

(#OE Clock)






Timing Waveforms, continued

Write Cycle 2

(#OE = V_{IL} Fixed)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from D_{OUT} are the same as the data written to D_{IN} during the write cycle.
3. D_{OUT} provides the read data for the next address.
4. Transition is measured ± 500 mV from steady state with $C_L = 5$ pF. This parameter is guaranteed but not 100% tested.


DATA RETENTION CHARACTERISTICS

(T_A (°C) = -20 to 85 for LE; -40 to 85 for LI)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD} for Data Retention	V _{DR}	#CS ≥ V _{DD} - 0.2V	1.0	-	-	V
Data Retention Current	I _{DDDR}	#CS ≥ V _{DD} - 0.2V, V _{DD} = 1.8V	-	-	5	μA
Chip Deselect to Data Retention Time	T _{CDR}	See data retention waveform	0	-	-	nS
Operation Recovery Time	T _R		T _{RC} *	-	-	nS

* Read Cycle Time

DATA RETENTION WAVEFORM



ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	OPERATING VOLTAGE (V) STANDBY CURRENT (μA)	OPERATING TEMPERATURE (°C)	PACKAGE
W26A02B-70LE	70	1.8V/5 μA	-20 to 85	TFBGA
W26A02H-70LE	70	1.8V/5 μA	-20 to 85	TSOP(II)
W26A02B-70LI	70	1.8V/5 μA	-40 to 85	TFBGA
W26A02H-70LI	70	1.8V/5 μA	-40 to 85	TSOP(II)

Notes:


- Winbond reserves the right to make changes to its products without prior notice.
- Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

PACKAGE DIMENSIONS

44-pin Standard Type Two TSOP



TFBGA



Preliminary W26A02



VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	May 6, 2002	-	Initial Issued



Headquarters
No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office
9F, No.480, Rueiguang Rd.,
Neihu Chiu, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America
2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan
7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.
27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.
Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*

*Publication Release Date: May 6, 2002
Revision A1*