



## 512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM

### FEATURES

- Fast clock speed: 166, 150, 133, and 100MHz
- Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Fast  $\overline{OE}$  access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Single +2.5V  $\pm$  5% power supply (VDD)
- Snooze Mode for reduced-standby power
- Individual Byte Write control
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
  - 209-bump BGA package
- Low capacitive bus loading

### DESCRIPTION

The WED2ZLRSP01S, Dual Independent Array, NBL-SSRAM device employs high-speed, Low-Power CMOS silicon and is fabricated using an advanced CMOS process. WEDC's 24Mb, Sync Burst SRAM MCP integrates two totally independent arrays, the first organized as a 512K x 32, and the second a 256K x 32.

All Synchronous inputs pass through registers controlled by a positive edge triggered, single clock input per array. The NBL or No Bus Latency Memory provides 100% bus utilization, with no loss of cycles caused by change in modal operation (Write to Read/Read to Write). All inputs except for Asynchronous Output Enable and Burst Mode control are synchronized on the positive or rising edge of Clock. Burst order control must be tied either HIGH or LOW, Write cycles are internally self-timed, and writes are initiated on the rising edge of clock. This feature eliminates the need for complex off-chip write pulse generation and proved increased timing flexibility for incoming signals.

**FIG. 1 PIN CONFIGURATION**


(TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11
A	VSS	A DATB <sub>0</sub>	A DATB <sub>1</sub>	A DATB <sub>2</sub>	A DATB <sub>3</sub>	VSS	A DATA <sub>0</sub>	A DATA <sub>1</sub>	A DATA <sub>2</sub>	A DATA <sub>3</sub>	VSS
B	NC	A DATB <sub>4</sub>	A DATB <sub>5</sub>	A DATB <sub>6</sub>	A DATB <sub>7</sub>	VSS	A DATA <sub>4</sub>	A DATA <sub>5</sub>	A DATA <sub>6</sub>	A DATA <sub>7</sub>	NC
C	A ADR	A ADR	A $\overline{OE}$	A ADV	A BWE <sub>B</sub>	VSS	A BWE <sub>A</sub>	A ZZ	A ADR	A ADR	A ADR
D	A ADR	VSS	A $\overline{CKE}$	VCC	VCC	VCC	VCC	VCC	VCC	A ADR	A ADR
E	A ADR	A CLK	A $\overline{GWE}$	VCC	VCC	VCC	VCC	VCC	VCC	A ADR	A ADR <sub>0</sub>
F	A ADR	VSS	A $\overline{CS}_2$	VCC	VCC	VCC	VCC	VCC	VCC	A ADR	A ADR
G	A ADR	A ADR	A $\overline{CS}_1$	A $\overline{CS}_2$	A BWE <sub>C</sub>	VSS	A BWE <sub>D</sub>	A $\overline{LBO}$	A ADR	A ADR	A ADR
H	NC	A DATC <sub>0</sub>	A DATC <sub>1</sub>	A DATC <sub>2</sub>	A DATC <sub>3</sub>	VSS	A DATD <sub>0</sub>	A DATD <sub>1</sub>	A DATD <sub>2</sub>	A DATD <sub>3</sub>	NC
J	VSS	A DATC <sub>4</sub>	A DATC <sub>5</sub>	A DATC <sub>6</sub>	A DATC <sub>7</sub>	VSS	A DATD <sub>4</sub>	A DATD <sub>5</sub>	A DATD <sub>6</sub>	A DATD <sub>7</sub>	VSS
K	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
L	VSS	B DATB <sub>0</sub>	B DATB <sub>1</sub>	B DATB <sub>2</sub>	B DATB <sub>3</sub>	VSS	B DATA <sub>0</sub>	B DATA <sub>1</sub>	B DATA <sub>2</sub>	B DATA <sub>3</sub>	VSS
M	NC	B DATB <sub>4</sub>	B DATB <sub>5</sub>	B DATB <sub>6</sub>	B DATB <sub>7</sub>	VSS	B DATA <sub>4</sub>	B DATA <sub>5</sub>	B DATA <sub>6</sub>	B DATA <sub>7</sub>	NC
N	B ADR	B ADR	B $\overline{OE}$	B ADV	B BWE <sub>B</sub>	VSS	B BWE <sub>A</sub>	B ZZ	B ADR	B ADR	B ADR
P	B ADR	VSS	B $\overline{CKE}$	VCC	VCC	VCC	VCC	VCC	VCC	B ADR	B ADR
R	B ADR	B CLK	B $\overline{GWE}$	VCC	VCC	VCC	VCC	VCC	VCC	B ADR	B ADR <sub>0</sub>
T	B ADR	VSS	B $\overline{CS}_2$	VCC	VCC	VCC	VCC	VCC	VCC	B ADR	B ADR
U	B ADR	NC	B $\overline{CS}_1$	B $\overline{CS}_2$	B BWE <sub>C</sub>	VSS	B BWE <sub>D</sub>	B $\overline{LBO}$	B ADR	B ADR	B ADR
V	NC	B DATC <sub>4</sub>	B DATC <sub>5</sub>	B DATC <sub>6</sub>	B DATC <sub>7</sub>	VSS	B DATD <sub>4</sub>	B DATD <sub>5</sub>	B DATD <sub>6</sub>	B DATD <sub>7</sub>	NC
W	VSS	B DATC <sub>0</sub>	B DATC <sub>1</sub>	B DATC <sub>2</sub>	B DATC <sub>3</sub>	VSS	B DATD <sub>0</sub>	B DATD <sub>1</sub>	B DATD <sub>2</sub>	B DATD <sub>3</sub>	VSS



**FIG. 1 PIN CONFIGURATION, CONT.**

**BLOCK DIAGRAM**





### FUNCTION DESCRIPTION

The WWED2ZLRSP01S is an NBL Dual Array SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of  $\overline{OE}$ ,  $\overline{LBO}$  and  $ZZ$ ) are synchronized to rising clock edges, and all features are available on each of the independent arrays.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable ( $\overline{CKE}$ ) pin allows the operation of the chip to be suspended as long as necessary. When  $\overline{CKE}$  is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when  $\overline{CKE}$  and ADV are driven low at the rising edge of the clock.

Output Enable ( $\overline{OE}$ ) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register,  $\overline{CKE}$  is driven low, the write enable input signals  $\overline{WE}$  are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation  $\overline{OE}$  must be driven low for the device to drive out the requested data.

Write operation occurs when  $\overline{WE}$  is driven low at the rising edge of the clock.  $\overline{BW}[d:a]$  can be used for byte write operation. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock,  $\overline{WE}$  and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the  $\overline{LBO}$  pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation,  $ZZ$  must be driven low. When  $ZZ$  is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When  $ZZ$  returns to low, the SRAM operates after 2 cycles of wake up time.

### BURST SEQUENCE TABLE

(Interleaved Burst,  $\overline{LBO} = \text{High}$ )

$\overline{LBO}$ Pin	High	Case 1		Case 2		Case 3		Case 4	
		A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>
First Address ↓ Fourth Address		0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
		1	1	1	0	0	1	0	0

(Linear Burst,  $\overline{LBO} = \text{Low}$ )

$\overline{LBO}$ Pin	High	Case 1		Case 2		Case 3		Case 4	
		A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>
First Address ↓ Fourth Address		0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
		1	1	0	0	0	1	1	0

NOTE 1:  $\overline{LBO}$  pin must be tied to High or Low, and Floating State must not be allowed.



## TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

$\overline{CE_x}$	ADV	$\overline{WE}$	$\overline{BW_x}$	$\overline{OE}$	$\overline{CKE}$	CLK	Address Accessed	Operation
H	L	X	X	X	L	$\uparrow$	N/A	Deselect
X	H	X	X	X	L	$\uparrow$	N/A	Continue Deselect
L	L	H	X	L	L	$\uparrow$	External Address	Begin Burst Read Cycle
X	H	X	X	L	L	$\uparrow$	Next Address	Continue Burst Read Cycle
L	L	H	X	H	L	$\uparrow$	External Address	NOP/Dummy Read
X	H	X	X	H	L	$\uparrow$	Next Address	Dummy Read
L	L	L	L	X	L	$\uparrow$	External Address	Begin Burst Write Cycle
X	H	X	L	X	L	$\uparrow$	Next Address	Continue Burst Write Cycle
L	L	L	H	X	L	$\uparrow$	N/A	NOP/Write Abort
X	H	X	H	X	L	$\uparrow$	Next Address	Write Abort
X	X	X	X	X	H	$\uparrow$	Current Address	Ignore Clock

NOTES:

1. X means "Don't Care."
2. The rising edge of clock is symbolized by ( $\uparrow$ )
3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
4.  $\overline{WRITE} = L$  means Write operation in WRITE TRUTH TABLE.
5.  $\overline{WRITE} = H$  means Read operation in WRITE TRUTH TABLE.
6. Operation finally depends on status of asynchronous input pins (ZZ and  $\overline{OE}$ ).
7.  $\overline{CE_x}$  refers to the combination of  $\overline{CE_y}$ ,  $\overline{CE_z}$  and  $\overline{CE_g}$ .
7. Applies to each of the independent arrays.

WRITE TRUTH TABLE

$\overline{WE}$	$\overline{BW_a}$	$\overline{BW_b}$	$\overline{BW_c}$	$\overline{BW_d}$	Operation
H	X	X	X	X	Read
L	L	H	H	H	Write Byte a
L	H	L	H	H	Write Byte b
L	H	H	L	H	Write Byte c
L	H	H	H	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	H	H	H	H	Write Abort/NOP

NOTES:

1. X means "Don't Care."
2. All inputs in this table must meet setup and hold time around the rising edge of CLK ( $\uparrow$ ).
3. Applies to each of the independent arrays.



### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	-0.3V to +3.6V
V <sub>IN</sub> (DQx)	-0.3V to +3.6V
V <sub>IN</sub> (Inputs)	-0.3V to +3.6V
Storage Temperature (BGA)	-55°C to +125°C
Short Circuit Output Current	100mA

\*Stress greater than those listed under "Absolute Maximum Ratings": may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C)

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	V <sub>IH</sub>		1.7	V <sub>DD</sub> + 0.3	V	1
Input Low (Logic 0) Voltage	V <sub>IL</sub>		-0.3	0.7	V	1
Input Leakage Current	I <sub>II</sub>	0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-5	5	μA	2
Output Leakage Current	I <sub>LO</sub>	Output(s) Disabled, 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-5	5	μA	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA	2.0	---	V	1
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0mA	---	0.4	V	1
Supply Voltage	V <sub>DD</sub>		2.375	2.625	V	1

#### NOTES:

1. All voltages referenced to V<sub>SS</sub> (GND)
2. ZZ pin has an internal pull-up, and input leakage is higher.

### DC CHARACTERISTICS

Description	Symbol	Conditions	Typ	166 MHz	150 MHz	133 MHz	100 MHz	Units	Notes
Power Supply Current: Operating	I <sub>DD</sub>	Device Selected; All Inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; Cycle Time = t <sub>cy</sub> MIN; V <sub>DD</sub> = MAX; Output Open		650	600	560	500	mA	1, 2
Power Supply Current: Standby	I <sub>SB2</sub>	Device Deselected; V <sub>DD</sub> = MAX; All Inputs ≤ V <sub>SS</sub> + 0.2 or V <sub>DD</sub> - 0.2; All Inputs Static; CLK Frequency = 0; ZZ ≤ V <sub>IL</sub>	30	60	60	60	60	mA	2
Power Supply Current: Current	I <sub>SB3</sub>	Device Selected; All Inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; Cycle Time = t <sub>cy</sub> MIN; V <sub>DD</sub> = MAX; Output Open; ZZ ≥ V <sub>DD</sub> - 0.2V	20	40	40	40	40	mA	2
Clock Running Standby Current	I <sub>SB4</sub>	Device Deselected; V <sub>DD</sub> = MAX; All Inputs ≤ V <sub>SS</sub> + 0.2 or V <sub>DD</sub> - 0.2; Cycle Time = t <sub>cy</sub> MIN; ZZ ≤ V <sub>IL</sub>		140	120	100	80	mA	2

#### NOTES:

1. I<sub>DD</sub> is specified with no output current and increases with faster cycle times.
- I<sub>DD</sub> increases with faster cycle times and greater output loading.
2. Typical values are measured at 2.5V, 25°C, and 10ns cycle time.

### BGA CAPACITANCE

Description	Symbol	Conditions	Typ	Max	Units	Notes
Control Input Capacitance	C <sub>I</sub>	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Input/Output Capacitance (DQ)	C <sub>O</sub>	T <sub>A</sub> = 25°C; f = 1MHz	6	8	pF	1
Address Capacitance	C <sub>A</sub>	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Clock Capacitance	C <sub>CK</sub>	T <sub>A</sub> = 25°C; f = 1MHz	3	5	pF	1

#### NOTES:

1. This parameter is sampled.



## AC CHARACTERISTICS

Parameter	Symbol	166MHz		150MHz		133MHz		100MHz		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Clock Time	t <sub>cy</sub>	6.0		6.7		7.5		10.0		ns
Clock Access Time	t <sub>cd</sub>	—	3.5	—	3.8	—	4.2	—	5.0	ns
Output enable to Data Valid	t <sub>oe</sub>	—	3.5	—	3.8	—	4.2	—	5.0	ns
Clock High to Output Low-Z	t <sub>lzc</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
Output Hold from Clock High	t <sub>oh</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
Output Enable Low to output Low-Z	t <sub>lzoE</sub>	0.0	—	0.0	—	0.0	—	0.0	—	ns
Output Enable High to Output High-Z	t <sub>hzoE</sub>	—	3.0	—	3.0	—	3.5	—	3.5	ns
Clock High to Output High-Z	t <sub>hzc</sub>	—	3.0	—	3.0	—	3.5	—	3.5	ns
Clock High Pulse Width	t <sub>ch</sub>	2.2	—	2.5	—	3.0	—	3.0	—	ns
Clock Low Pulse Width	t <sub>cl</sub>	2.2	—	2.5	—	3.0	—	3.0	—	ns
Address Setup to Clock High	t <sub>as</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
CKE Setup to Clock High	t <sub>ces</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
Data Setup to Clock High	t <sub>ds</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
Write Setup to Clock High	t <sub>ws</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
Address Advance to Clock High	t <sub>advS</sub>	1.5		1.5		1.5		1.5		ns
Chip Select Setup to Clock High	t <sub>css</sub>	1.5		1.5		1.5		1.5		ns
Address Hold to Clock high	t <sub>ah</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns
CKE Hold to Clock High	t <sub>ceH</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns
Data Hold to Clock High	t <sub>dH</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns
Write Hold to Clock High	t <sub>wH</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns
Address Advance to Clock High	t <sub>advH</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns
Chip Select Hold to Clock High	t <sub>csH</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns

### NOTES:


1. All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV is sampled low and  $\overline{CE}$  is sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Chip enable must be valid at each rising edge of CLK (when ADV is Low) to remain enabled.
3. A write cycle is defined by  $\overline{WE}$  low having been registered into the device at ADV Low.  
A Read cycle is defined by  $\overline{WE}$  High with ADV Low. Both cases must meet setup and hold times.
4. Applies to each of the independent arrays.

## AC TEST CONDITIONS


(T<sub>A</sub> = 0 TO 70°C, V<sub>DD</sub> = 2.5V ± 5%, UNLESS OTHERWISE SPECIFIED)

Parameter	Value
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.25V
Output Load	See Output Load (A)

### OUTPUT LOAD (A)



### OUTPUT LOAD (B) (FOR t<sub>lzc</sub>, t<sub>lzoE</sub>, t<sub>hzoE</sub>, AND t<sub>hzc</sub>)



\*Including Scope and Jig Capacitance



### SNOOZE MODE


SNOOZE MODE is a low-current, “power-down” mode in which the device is deselected and current is reduced to  $I_{SBZ}$ . The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.

When ZZ becomes a logic HIGH,  $I_{SBZ}$  is guaranteed after the setup time  $t_{zz}$  is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

#### SNOOZE MODE


Description	Conditions	Symbol	Min	Max	Units	Notes
Current during SNOOZE MODE	$ZZ \geq V_{IH}$	$I_{SBZ}$		10	mA	
ZZ active to input ignored		$t_{zz}$		$2(t_{kc})$	ns	1
ZZ inactive to input sampled		$tr_{zz}$	$2(t_{kc})$		ns	1
ZZ active to snooze current		$t_{zzi}$		$2(t_{kc})$	ns	1
ZZ inactive to exit snooze current		$tr_{zzi}$			ns	1

**FIG. 2 SNOOZE MODE TIMING DIAGRAM**





**FIG. 3 TIMING WAVEFORM OF READ CYCLE**




*Note:*  
Applies to both independent arrays.





**FIG. 4 TIMING WAVEFORM OF WRITE CYCLE**




NOTES:  $\overline{\text{WRITE}} = \text{L}$  means  $\overline{\text{WE}} = \text{L}$ , and  $\overline{\text{BWx}} = \text{L}$   
 $\overline{\text{CEx}}$  refers to the combination of  $\overline{\text{CE1}}$ ,  $\overline{\text{CE2}}$  and  $\overline{\text{CE3}}$ .

□ Don't Care  
X Undefined

Note:  
Applies to both independent arrays.



**FIG. 5 TIMING WAVEFORM OF SINGLE READ/WRITE**



NOTES:  $\overline{\text{WRITE}} = \text{L}$  means  $\overline{\text{WE}} = \text{L}$ , and  $\overline{\text{BVx}} = \text{L}$ .  
 $\overline{\text{CEx}}$  refers to the combination of  $\overline{\text{CE1}}$ ,  $\overline{\text{CE2}}$  and  $\overline{\text{CE3}}$ .


□ Don't Care  
⊞ Undefined

Note:

Applies to both independent arrays.



**FIG. 6 TIMING WAVEFORM OF CKE OPERATION**




NOTES:  $\overline{WRITE} = L$  means  $\overline{WE} = L$ , and  $\overline{BWx} = L$ .  
CE<sub>x</sub> refers to the combination of CE1, CE2 and CE3.

□ Don't Care  
□ Undefined

Note:  
Applies to both independent arrays.



**FIG. 7 TIMING WAVEFORM OF CE OPERATION**




NOTES:  $\overline{WRITE} = L$  means  $\overline{WE} = L$ , and  $\overline{BWx} = L$ .  
CEx refers to the combination of CE1, CE2 and CE2.

□ Don't Care  
⊗ Undefined

Note:  
Applies to both independent arrays.



### PACKAGE DIMENSION: 119 BUMP PBGA



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE: Ball attach pad for above BGA package is 620 microns in diameter. Pad is solder mask defined.

### ORDERING INFORMATION

#### COMMERCIAL TEMP RANGE (0°C TO 70°C)

Part Number	Configuration	t <sub>cd</sub> (ns)	Clock (MHz)	Operating Range	Temperature Range
WED2ZLRSP01S35BC	512K x 32/256K x 32	3.5	166	Commercial	0° - 70° C
WED2ZLRSP01S38BC	512K x 32/256K x 32	3.8	150	Commercial	0° - 70°C
WED2ZLRSP01S42BC	512K x 32/256K x 32	4.2	133	Commercial	0° - 70°C
WED2ZLRSP01S50BC	512K x 32/256K x 32	5.0	100	Commercial	0° - 70°C
WED2ZLRSP01S38BI	512K x 32/256K x 32	3.8	150	Industrial	-40° - 85°C
WED2ZLRSP01S42BI	512K x 32/256K x 32	4.2	133	Industrial	-40° - 85°C
WED2ZLRSP01S50BI	512K x 32/256K x 32	5.0	100	Industrial	-40° - 85°C