

8-BIT MICROCONTROLLER

GENERAL DESCRIPTION

The W78C51D microcontroller supplies a wider frequency and supply voltage range than most 8-bit microcontrollers on the market. It is compatible with the industry standard 80C51 microcontroller series.

The W78C51D contains four 8-bit bidirectional parallel ports, one extra 4-bit bit-addressable I/O port (Port 4) and two additional external interrupts (INT2, INT3), two 16-bit timer/counters, one watchdog timer and a serial port. These peripherals are supported by a seven-source, two-level interrupt capability. There are 128 bytes of RAM and an 4K byte mask ROM for application programs.


The W78C51D microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

FEATURES

- · Fully static design
- Supply voltage of 4.5V to 5.5V
- DC-40 MHz operation
- 128 bytes of on-chip scratchpad RAM
- · 4K bytes of on-chip mask ROM
- · 64K bytes program memory address space
- 64K bytes data memory address space
- Four 8-bit bidirectional ports
- Two 16-bit timer/counters
- · One full duplex serial port
- · Seven-source, two-level interrupt capability
- One extra 4-bit bit-addressable I/O port
- Two additional external interrupts INT2 / INT3
- · Watchdog timer
- · EMI reduction mode
- Built-in power management
- Code protection
- Packages:
 - DIP 40: W78C51D-24/40PLCC 44: W78C51DP-24/40QFP 44: W78C51DF-24/40



PIN CONFIGURATIONS





PIN DESCRIPTION

P0.0-P0.7

Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

P1.0-P1.7

Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups.

P2.0-P2.7

Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

P3.0-P3.7

Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate functions, which are described below:

PIN	ALTERNATE FUNCTION
P3.0	RXD Serial Receive Data
P3.1	TXD Serial Transmit Data
P3.2	INT0 External Interrupt 0
P3.3	INT1 External Interrupt 1
P3.4	T0 Timer 0 Input
P3.5	T1 Timer 1 Input
P3.6	WR Data Write Strobe
P3.7	RD Data Read Strobe

P4.0-P4.3

Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O pins or external interrupt input sources (INT2 / INT3).

FΑ

External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78C31 operations.

RST

Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.

ALE

Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high impedance state during reset with a weak pull-up.



PSEN

Program Store Enable Output, active low. $\overline{\text{PSEN}}$ enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations. $\overline{\text{PSEN}}$ goes to a high impedance state during reset with a weak pull-up.

XTAL1

Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.


XTAL2

Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.

Vss, Vdd

Power Supplies. These are the chip ground and positive supplies.

BLOCK DIAGRAM





FUNCTIONAL DESCRIPTION

The W78C51D architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 128 bytes of RAM, two timer/counters, one watchdog timer and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64 K data storage space.

Timers 0, 1

Timers 0, 1 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1. The TCON and TMOD registers provide control functions for timers 0, 1.

Clock

The W78C51D is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78C51D relatively insensitive to duty cycle variations in the clock.

Crystal Oscillator

The W78C51D incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input high level of greater than 3.5 volts when VDD = 5 volts.

Power Management

Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.

Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

An internal trigger circuit in the reset line is used to deglitch the reset line when the W78C51D is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.



New Defined Peripheral

In order to be more suitable for I/O, an extra 4-bit bit-addressable port P4 and two external interrupts $\overline{\text{INT2}}$, $\overline{\text{INT3}}$ have been added to either the PLCC or QFP package. And description follows:

1. INT2 / INT3

Two additional external interrupts, $\overline{\text{INT2}}$ and $\overline{\text{INT3}}$, whose functions are similar to those of external interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is bit-addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To set/clear bits in the XICON register, one can use the "SETB (/CLR) bit" instruction. For example, "SETB 0C2H" sets the EX2 bit of XICON.

***XICON - external interrupt control (C0H)

DY3	EV3	IE3	IT3	py2	EY2	IE2	IT2
ras	EAS	11:3	113	1 1/2	EAZ	IE2	112

PX3: External interrupt 3 priority high if set

EX3: External interrupt 3 enable if set

IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced

IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software

PX2: External interrupt 2 priority high if set

EX2: External interrupt 2 enable if set

IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced

IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software

Eight-source interrupt informations:

INTERRUPT SOURCE	VECTOR ADDRESS	POLLING SEQUENCE WITHIN PRIORITY LEVEL	ENABLE REQUIRED SETTINGS	INTERRUPT TYPE EDGE/LEVEL
External Interrupt 0	03H	0 (highest)	IE.0	TCON.0
Timer/Counter 0	0BH	1	IE.1	-
External Interrupt 1	13H	2	IE.2	TCON.2
Timer/Counter 1	1BH	3	IE.3	-
Serial Port	23H	4	IE.4	-
Timer/Counter 2	2BH	5	IE.5	-
External Interrupt 2	33H	6	XICON.2	XICON.0
External Interrupt 3	3BH	7 (lowest)	XICON.6	XICON.3

2. PORT4

Another bit-addressable port P4 is also available and only 4 bits (P4<3:0>) can be used. This port address is located at 0D8H with the same function as that of port P1, except the P4.3 and P4.2 are



alternative function pins. It can be used as general I/O pins or external interrupt input sources ($\overline{\text{INT2}}$ / $\overline{\text{INT3}}$).

Example: P4 REG 0D8H

MOV P4, #0AH ; Output data "A" through P4.0–P4.3. MOV A, P4 ; Read P4 status to Accumulator.

SETB P4.0 ; Set bit P4.0 CLR P4.1 ; Clear bit P4.1

Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electromagnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will de disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.

Watchdog Timer Control Register

Bit: 7 6 5 4 3 2 1 0

ENW CLRW WIDL - - PS2 PS1 PS0

Mnemonic: WDTC Address: 8FH

ENW: Enable watch-dog if set.

CLRW: Clear watch-dog timer and prescaler if set. This flag will be cleared automatically

WIDL: If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled

under IDLE mode. Default is cleared.

PS2, PS1, PS0: Watch-dog prescaler timer select. Prescaler is selected when set PS2~0 as follows:


PS2	PS1	PS0	PRESCALER SELECT
0	0	0	2
0	1	0	4
0	0	1	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256



The time-out period is obtained using the following formula:

$$\frac{1}{OSC} \times 2^{14} \times PRESCALER \times 1000 \times 12 \text{ mS}$$

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer , prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.



Typical Watchdog time-out period when OSC = 20 MHz

PS2	PS1	PS0	WATCHDOG TIME-OUT PERIOD
0	0	0	19.66 mS
0	1	0	39.32 mS
0	0	1	78.64 mS
0	1	1	157.28 mS
1	0	0	314.57 mS
1	0	1	629.14 mS
1	1	0	1.25 S
1	1	1	2.50 S

Reduce EMI Emission

Because of the on-chip ROM, when a program is running in internal ROM space, the ALE will be unused. The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it is not needed. Turning off the ALE signal transition only requires setting the bit 0 of the AUXR SFR, which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it has been completely accessed or the program returns to internal ROM code space.

AUXR - Auxiliary Register



AO: Turn off ALE signal.



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	Vcc-Vss	-0.3	+7.0	V
Input Voltage	VIN	Vss -0.3	Vcc +0.3	V
Operating Temperature	TA	0	70	°C
Storage Temperature	Тѕт	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC CHARACTERISTICS

(VDD-Vss = 5V $\pm 10\%$, Ta = 25°C, Fosc = 20 MHz, unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION		ΓΙΟΝ	TEST CONDITIONS
		MIN.	MAX.	UNIT	
Operating Voltage	VDD	4.5	5.5	V	
Operating Current	IDD	-	20	mA	VDD = 5.5V, 20 MHz, no load
Idle Current	lidle	-	6	mA	VDD = 5.5V, 20 MHz, no load
Power Down Current	IPWDN	-	50	μΑ	VDD = 5.5V, no load
Input Current	lin	-50	+10	μΑ	VDD = 5.5V
P1, P2, P3, P4					VIN = 0V or VDD
Input Leakage Current	ILK	-10	+10	μΑ	VDD = 5.5V
P0, EA					VSS < VIN < VDD
Input Current	lin2	-10	+300	μΑ	VDD = 5.5V
RST					0 < VIN < VDD
Logic 1-to-0 Transition Current	ltl	-500	-	μΑ	VDD = 5.5V
P1, P2, P3, P4					VIN = 2V
	Input				
Input Low Voltage	VIL1	0	0.8	V	VDD = 4.5V
P1, P2, P3, P4					
Input Low Voltage	VIL2	0	0.8	V	VDD = 4.5V
RST					
Input Low Voltage	VIL3	0	8.0	V	VDD = 4.5V
XTAL1 ^[*4]					



DC Characteristics, continued

PARAMETER	SYM.	S	PECIFICATION	TEST CONDITIONS	
		MIN.	MAX.	UNIT	
	Input				
Input High Voltage	VIH1	2.4	VDD +0.2	V	VDD = 5.5V
P1, P2, P3, P4					
Input High Voltage	VIH2	3.5	VDD +0.2	V	VDD = 5.5V
RST					
Input High Voltage	VIH3	3.5	VDD +0.2	V	VDD = 5.5V
XTAL1 ^[*4]					
	Output				
Output Low Voltage	VOL1	-	0.45	V	VDD = 4.5V
P1, P2, P3, P4					IOL = +2 mA
Output Low Voltage	VOL2	-	0.45	V	VDD = 4.5V
P0, ALE, PSEN [*4]					IOL = +4 mA
Sink Current	Isk1	4	10	mA	VDD = 4.5V
P1, P2, P3, P4					Vin = 0.45V
Sink Current	ISK2	8	16	mA	VDD = 4.5V
P0, ALE, PSEN					VIN = 0.45V
Output High Voltage	Voh1	2.4	-	V	VDD = 4.5V
P1, P2, P3, P4					Ιοн = -100 μΑ
Output High Voltage	VOH2	2.4	-	V	VDD = 4.5V
P0, ALE, PSEN [*4]					ΙΟΗ = -400 μΑ
Source Current	ISR1	-100	-250	μΑ	VDD = 4.5V
P1, P2, P3, P4					VIN = 2.4V
Source Current	Isr2	-8	-14	mA	VDD = 4.5V
P0, ALE, PSEN					VIN = 2.4V

Notes:

^{*1.} RST pin has an internal pull-down.

^{*2.} Pins of P1 and P3 can source a transition current when they are being externally driven from 1 to 0.

^{*3.} RST is a Schmitt trigger input and XTAL1 is a CMOS input.


^{*4.} P0, P2, ALE and $\overline{\text{PSEN}}$ are tested in the external access mode.



AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.5 micron CMOS process when using 2 and 4 mA output buffers.

Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	40	MHz	1
Clock Period	Тср	25	-	-	nS	2
Clock High	Тсн	10	-	-	nS	3
Clock Low	TcL	10	-	-	nS	3

Notes:

- 1. The clock may be stopped indefinitely in either state.
- 2. The Top specification is used as a reference in other specifications.
- 3. There are no duty cycle requirements on the XTAL1 input.

Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 Tcp-Δ	-	-	nS	4
Address Hold from ALE Low	Таан	1 Tcp-Δ	-	-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 Tcp-∆	-	-	nS	4
PSEN Low to Data Valid	TPDA	-	1	2 Tcp	nS	2
Data Hold after PSEN High	TPDH	0	-	1 Tcp	nS	3
Data Float after PSEN High	TPDZ	0	-	1 Tcp	nS	
ALE Pulse Width	TALW	2 Tcp-Δ	2 Tcp	1	nS	4
PSEN Pulse Width	TPSW	3 ТСР-∆	3 Тср	-	nS	4

Notes:

- 1. P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle.
- 2. Memory access time is 3 Tcp.
- 3. Data have been latched internally prior to PSEN going high.
- 4. "Δ" (due to buffer driving delay and wire loading) is 20 nS.



Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to RD Low	TDAR	3 ТСР-∆	-	3 ТСР+∆	nS	1, 2
RD Low to Data Valid	TDDA	-	-	4 Tcp	nS	1
Data Hold from RD High	TDDH	0	-	2 Tcp	nS	
Data Float from RD High	TDDZ	0	-	2 Tcp	nS	
RD Pulse Width	TDRD	6 Tcp-Δ	6 Тср	-	nS	2

Notes:

Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 ТСР-∆	-	3 Tcp+Δ	nS
Data Valid to WR Low	TDAD	1 Tcp-∆	-	-	nS
Data Hold from WR High	Towd	1 Tcp-∆	-	-	nS
WR Pulse Width	Towr	6 Тср-∆	6 Tcp	-	nS

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.

Port Access Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 Tcp	-	-	nS
Port Input Hold from ALE Low	TPDH	0	-	-	nS
Port Output to ALE	TPDA	1 Tcp	1	1	nS

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.


^{1.} Data memory access time is 8 Tcp.

^{2. &}quot; Δ " (due to buffer driving delay and wire loading) is 20 nS.




TIMING WAVEFORMS

Program Fetch Cycle




Data Read Cycle






Timing Waveforms, continued

Data Write Cycle



Port Access Cycle





APPLICATION CIRCUITS

Expanded External Program Memory and Crystal




Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	_
24 MHz	15P	15P	_
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	4.7K

Above table shows the reference values for crystal applications.

Note: C1, C2, R components refer to Figure A.



Application Circuits, continued

Expanded External Data Memory and Oscillator





Figure B




PACKAGE DIMENSIONS

40-pin DIP




44-pin PLCC





Package Dimensions, continued

44-pin QFP





Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792766

http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-27197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505

FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab.

2727 N. First Street, San Jose, CA 95134, U.S.A.

TEL: 408-9436666 FAX: 408-5441798

Note: All data and specifications are subject to change without notice.