



# W26B04

## 256K ´ 16 CMOS STATIC RAM


### GENERAL DESCRIPTION

The W26B04 is a normal speed, very low-power CMOS static RAM organized as 262144 × 16 bits that operates on a wide voltage range from 2.7V to 3.6V power supply. The W26B04, W26B04-LE and W26B04-LI, can meet the requirement of various operating temperature. This device is manufactured using Winbond's high performance CMOS technology.


### FEATURES

- Low power consumption
- Access time: 70 nS
- 2.7V to 3.6V supply voltage
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Battery back-up operation capability
- Data retention voltage: 1.5V (min.)
- Data byte control
  - #LB (I/O1–I/O8), #UB (I/O9 – I/O16)
- Available packages: 44-pin type two TSOP, and TFBGA

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



### PIN DESCRIPTION

| SYMBOL       | DESCRIPTION         |
|--------------|---------------------|
| A0 – A17     | Address Inputs      |
| I/O1 – I/O16 | Data Inputs/Outputs |
| #CS          | Chip Select Input   |
| #WE          | Write Enable Input  |
| #LB          | Lower byte select   |
| #UB          | Upper byte select   |
| #OE          | Output Enable Input |
| VDD          | Power Supply        |
| VSS          | Ground              |
| NC           | No Connection       |

**TRUTH TABLE**

| #CS | #OE | #WE | #LB | #UB | MODE             | I/O1 - I/O8 | I/O9 - I/O16 | V <sub>DD</sub><br>CURRENT |
|-----|-----|-----|-----|-----|------------------|-------------|--------------|----------------------------|
| H   | X   | X   | X   | X   | Not Selected     | High Z      | High Z       | ISB, ISB1                  |
| L   | H   | H   | X   | X   | Output Disable   | High Z      | High Z       | I <sub>DD</sub>            |
| L   | L   | H   | L   | L   | 2 Bytes Read     | DOUT        | DOUT         | I <sub>DD</sub>            |
| L   | L   | H   | L   | H   | Lower Byte Read  | DOUT        | High Z       | I <sub>DD</sub>            |
| L   | L   | H   | H   | L   | Upper Byte Read  | High Z      | DOUT         | I <sub>DD</sub>            |
| L   | X   | L   | L   | L   | 2 Bytes Write    | DIN         | DIN          | I <sub>DD</sub>            |
| L   | X   | L   | L   | H   | Lower Byte Write | DIN         | High Z       | I <sub>DD</sub>            |
| L   | X   | L   | H   | L   | Upper Byte Write | High Z      | DIN          | I <sub>DD</sub>            |
| X   | X   | X   | H   | H   | Not Selected     | High Z      | High Z       | ISB, ISB1                  |



## DC CHARACTERISTICS

### Absolute Maximum Ratings

| PARAMETER                       |    | RATING           | UNIT |
|---------------------------------|----|------------------|------|
| Supply Voltage to VSS Potential |    | -0.5 to +4.6     | V    |
| Input/Output to VSS Potential   |    | -0.5 to VDD +0.5 | V    |
| Allowable Power Dissipation     |    | 1.0              | W    |
| Storage Temperature             |    | -65 to +150      | °C   |
| Operating Temperature           | LE | -20 to 85        | °C   |
|                                 | LI | -40 to 85        | °C   |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### Operating Characteristics

(VSS = 0V; TA (°C) = -20 to 85 for LE, -40 to 85 for LI)

| PARAMETER                      | SYM. | TEST CONDITIONS                                                            | W26B04 |          | UNIT |
|--------------------------------|------|----------------------------------------------------------------------------|--------|----------|------|
|                                |      |                                                                            | MIN.   | MAX.     |      |
| Operating Power Voltage        | VDD  | -                                                                          | 2.7    | 3.6      | V    |
| Input Low Voltage              | VIL  | -                                                                          | -0.2   | +0.4     | V    |
| Input High Voltage             | VIH  | -                                                                          | +2.2   | VDD +0.3 | V    |
| Input Leakage Current          | ILI  | VIN = VSS to VDD                                                           | -1     | +1       | μA   |
| Output Leakage Current         | ILO  | VIO = VSS to VDD; #CS = VIH (min.) or #OE = VIH (min.) or #WE = VIL (max.) | -1     | +1       | μA   |
| Output Low Voltage             | VOL  | IOL = +2.1 mA                                                              | -      | 0.4      | V    |
| Output High Voltage            | VOH  | IOH = -1.0 mA                                                              | 2.4    | -        | V    |
| Operating Power Supply Current | IDD  | #CS = VIL (max.), I/O = 0 mA; Cycle = min. Duty = 100%                     | -      | 40       | mA   |
| Standby Power Supply Current   | ISB  | #CS = VIH (min.)                                                           | -      | 0.3      | mA   |
|                                | ISB1 | #CS ≥ VDD -0.2V                                                            | -      | 10       | μA   |

## CAPACITANCE

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

| PARAMETER                | SYM.      | CONDITIONS     | MAX. | UNIT |
|--------------------------|-----------|----------------|------|------|
| Input Capacitance        | $C_{IN}$  | $V_{IN} = 0V$  | 6    | pF   |
| Input/Output Capacitance | $C_{I/O}$ | $V_{OUT} = 0V$ | 8    | pF   |


Note: These parameters are sampled but not 100% tested.

## AC CHARACTERISTICS

### AC Test Conditions

| PARAMETER                               | CONDITIONS            |
|-----------------------------------------|-----------------------|
| Input Pulse Levels                      | 0V to 3.0V            |
| Input Rise and Fall Times               | 5 nS                  |
| Input and Output Timing Reference Level | 1.5V                  |
| Output Load                             | See the drawing below |

### AC Test Loads and Waveform





AC Characteristics, continued

(V<sub>SS</sub> = 0V; T<sub>A</sub> (°C) = -20 to 85 for LE, -40 to 85 for LI)

## Read Cycle

| PARAMETER                            | SYMBOL | W26B04 |      | UNIT |
|--------------------------------------|--------|--------|------|------|
|                                      |        | MIN.   | MAX. |      |
| Read Cycle Time                      | TRC    | 70     | -    | nS   |
| Address Access Time                  | TAA    | -      | 70   | nS   |
| Chip Select Access Time              | TACS   | -      | 70   | nS   |
| Output Enable to Output Valid        | TAOE   | -      | 35   | nS   |
| #UB, #LB Access Tim                  | TBA    | -      | 70   | nS   |
| Chip Selection to Output in Low Z    | TCLZ*  | 10     | -    | nS   |
| Output Enable to Output in Low Z     | TOLZ*  | 5      | -    | nS   |
| #UB, #LB Enable to Output in Low Z   | TBLZ*  | 5      | -    | nS   |
| Chip Deselection to Output in High Z | TCHZ*  | -      | 30   | nS   |
| Output Disable to Output in High Z   | TOHZ*  | -      | 30   | nS   |
| #UB, #LB Disable to Output in High Z | TBHZ*  | -      | 30   | nS   |
| Output Hold from Address Change      | TOH    | 10     | -    | nS   |

\*These parameters are sampled but not 100% tested

## Write Cycle


| PARAMETER                          |          | SYMBOL | W26B04 |      | UNIT |
|------------------------------------|----------|--------|--------|------|------|
|                                    |          |        | MIN.   | MAX. |      |
| Write Cycle Time                   |          | TWC    | 70     | -    | nS   |
| Chip Selection to End of Write     |          | TCW    | 60     | -    | nS   |
| Address Valid to End of Write      |          | TAW    | 60     | -    | nS   |
| #UB, #LB Select to End of Write    |          | TBW    | 60     | -    | nS   |
| Address Setup Time                 |          | TAS    | 0      | -    | nS   |
| Write Pulse Width                  |          | TWP    | 55     | -    | nS   |
| Write Recovery Time                | #CS, #WE | TWR    | 0      | -    | nS   |
| Data Valid to End of Write         |          | TdW    | 40     | -    | nS   |
| Data Hold from End of Write        |          | TDH    | 0      | -    | nS   |
| Write to Output in High Z          |          | TWHZ*  | -      | 30   | nS   |
| Output Disable to Output in High Z |          | TOHZ*  | -      | 30   | nS   |
| Output Active from End of Write    |          | TOW    | 5      | -    | nS   |

\*These parameters are sampled but not 100% tested

## TIMING WAVEFORMS


### Read Cycle 1

(Address Controlled)



### Read Cycle 2


(Chip Select Controlled, #OE = V<sub>IL</sub>, #WE = V<sub>IH</sub>)






Timing Waveforms, continued

## Read Cycle 3



## Write Cycle 1

(#OE Clock)






Timing Waveforms, continued

## Write Cycle 2

(#OE = V<sub>IL</sub> Fixed)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from D<sub>OUT</sub> are the same as the data written to D<sub>IN</sub> during the write cycle.
3. D<sub>OUT</sub> provides the read data for the next address.
4. Transition is measured  $\pm 500$  mV from steady state with  $C_L = 5$  pF. This parameter is guaranteed but not 100% tested.


## DATA RETENTION CHARACTERISTICS

(T<sub>A</sub> (°C) = -20 to 85 for LE; -40 to 85 for LI)

| PARAMETER                            | SYM.              | TEST CONDITIONS                                      | MIN.              | TYP. | MAX. | UNIT |
|--------------------------------------|-------------------|------------------------------------------------------|-------------------|------|------|------|
| V <sub>DD</sub> for Data Retention   | V <sub>DR</sub>   | #CS ≥ V <sub>DD</sub> - 0.2V                         | 1.5               | -    | -    | V    |
| Data Retention Current               | I <sub>DDDR</sub> | #CS ≥ V <sub>DD</sub> - 0.2V, V <sub>DD</sub> = 3.0V | -                 | -    | 10   | μA   |
| Chip Deselect to Data Retention Time | T <sub>CDR</sub>  | See data retention waveform                          | 0                 | -    | -    | nS   |
| Operation Recovery Time              | T <sub>R</sub>    |                                                      | T <sub>RC</sub> * | -    | -    | nS   |

\* Read Cycle Time

## DATA RETENTION WAVEFORM



## ORDERING INFORMATION


| PART NO.     | ACCESS TIME (nS) | OPERATING VOLTAGE (V)<br>STANDBY CURRENT (μA) | OPERATING TEMPERATURE (°C) | PACKAGE  |
|--------------|------------------|-----------------------------------------------|----------------------------|----------|
| W26B04B-70LE | 70               | 3V/10 μA                                      | -20 to 85                  | TFBGA    |
| W26B04H-70LE | 70               | 3V/10 μA                                      | -20 to 85                  | TSOP(II) |
| W26B04B-70LI | 70               | 3V/10 μA                                      | -40 to 85                  | TFBGA    |
| W26B04H-70LI | 70               | 3V/10 μA                                      | -40 to 85                  | TSOP(II) |

Notes:


- Winbond reserves the right to make changes to its products without prior notice.
- Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

## PACKAGE DIMENSIONS

### 44-pin Standard Type Two TSOP



### TFBGA



**VERSION HISTORY**

| VERSION | DATE         | PAGE     | DESCRIPTION                           |
|---------|--------------|----------|---------------------------------------|
| A1      | Nov. 2000    | -        | Initial Issued                        |
| A2      | Dec. 2000    | 10       | Add in CSP package diagram            |
| A3      | Apr. 2001    | 1, 9, 10 | Change CSP as TFBGA                   |
|         |              | 10       | Correct TFBGA dimension description   |
| A4      | Apr. 2, 2002 | 3, 9     | Change Isbc current 5uA to 10 $\mu$ A |

**Headquarters**

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5665577  
<http://www.winbond.com.tw/>

**Taipei Office**

9F, No.480, Rueiguang Rd.,  
Neihu Chiu, Taipei, 114,  
Taiwan, R.O.C.  
TEL: 886-2-8177-7168  
FAX: 886-2-8751-3579

**Winbond Electronics Corporation America**

2727 North First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-5441798

**Winbond Electronics Corporation Japan**

7F Daini-ueno BLDG, 3-7-18  
Shinyokohama Kohoku-ku,  
Yokohama, 222-0033  
TEL: 81-45-4781881  
FAX: 81-45-4781800

**Winbond Electronics (Shanghai) Ltd.**

27F, 2299 Yan An W. Rd. Shanghai,  
200336 China  
TEL: 86-21-62365999  
FAX: 86-21-62365998

**Winbond Electronics (H.K.) Ltd.**

Unit 9-15, 22F, Millennium City,  
No. 378 Kwun Tong Rd.,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.  
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*