



128MB (16M ´ 64) DDR SDRAM SO-DIMM

1. GENERAL DESCRIPTION

The W9412FASA is a 128MB Double Data Rate Synchronous Dynamic RAM (DDR SDRAM) memory modules. It is organized in a 16M x 64 bit configuration using four pieces of Winbond W942516AH (16M x 16 bits) DDR SDRAMs and assembled on a JEDEC standard 200-pin SO-DIMM PCB.

To provide high data bandwidth, W9412FASA uses a double data rate architecture to transfer two data words per clock cycle and delivers a data bandwidth of up to 2.1G (DDR266) bytes per second. It is ideal for high performance systems that require small form factor memory modules.

By reading the Serial Presence-Detect (SPD), the system can identify the module type, DDR SDRAM timing parameters and other necessary information to optimize system setting and maximize its performance.

2. FEATURES

- JEDEC standard 200-pin, Small-Outline, Dual In-Line Memory Module (SO-DIMM)
- Comply to DDR266 and DDR200 specification
- One memory row on this module
- Differential clock inputs (CLK and $\overline{\text{CLK}}$)
- Double Data Rate architecture, two data transfers per clock cycle
- CAS Latency: 2 and 2.5
- Burst Lengths: 2, 4, 8
- Auto Refresh and Self Refresh
- 8K refresh cycles / 64 ms
- Serial Presence Detect with EEPROM
- Interface: SSTL-2
- Power supply: 2.5V $\pm$ 0.2V
- PCB height: 1.25 inches

3. AVAILABLE PART NUMBERS

MODULE PART NUMBER	SPEED
W9412FASA-7	DDR266/CL2
W9412FASA-75	DDR266/CL2.5


PIN	NAME	PIN	NAME	PIN	NAME		PIN	NAME	PIN	NAME	PIN	NAME
1	VREF	67	DQ27	135	DQ34		2	VREF	68	DQ31	136	DQ38
3	VSS	69	VDD	137	VSS		4	VSS	70	VDD	138	VSS
5	DQ0	71	CB0*	139	DQ35		6	DQ4	72	CB4*	140	DQ39
7	DQ1	73	CB1*	141	DQ40		8	DQ5	74	CB5*	142	DQ44
9	VDD	75	VSS	143	VDD		10	VDD	76	VSS	144	VDD
11	DQS0	77	DQS8	145	DQ41		12	DM0	78	DM8	146	DQ45
13	DQ2	79	CB2*	147	DQS5		14	DQ6	80	CB6*	148	DM5
15	VSS	81	VDD	149	VSS		16	VSS	82	VDD	150	VSS
17	DQ3	83	CB3*	151	DQ42		18	DQ7	84	CB7*	152	DQ46
19	DQ8	85	NC	153	DQ43		20	DQ12	86	NC	154	DQ47
21	VDD	87	VSS	155	VDD		22	VDD	88	VSS	156	VDD
23	DQ9	89	CLK2*	157	VDD		24	DQ13	90	VSS	158	CLK1
25	DQS1	91	$\overline{\text{CLK2}}^*$	159	VSS		26	DM1	92	VDD	160	$\overline{\text{CLK1}}$
27	VSS	93	VDD	161	VSS		28	VSS	94	VDD	162	VSS
29	DQ10	95	CKE1*	163	DQ48		30	DQ14	96	CKE0	164	DQ52
31	DQ11	97	A13*	165	DQ49		32	DQ15	98	BA2*	166	DQ53
33	VDD	99	A12	167	VDD		34	VDD	100	A11	168	VDD
35	CLK0	101	A9	169	DQS6		36	VDD	102	A8	170	DM6
37	$\overline{\text{CLK0}}$	103	VSS	171	DQ50		38	VSS	104	VSS	172	DQ54
39	VSS	105	A7	173	VSS		40	VSS	106	A6	174	VSS
KEY		107	A5	175	DQ51		KEY		108	A4	176	DQ55
41	DQ16	109	A3	177	DQ56		42	DQ20	110	A2	178	DQ60
43	DQ17	111	A1	179	VDD		44	DQ21	112	A0	180	VDD
45	VDD	113	VDD	181	DQ57		46	VDD	114	VDD	182	DQ61
47	DQS2	115	A10/AP	183	DQS7		48	DM2	116	BA1	184	DM7
49	DQ18	117	BA0	185	VSS		50	DQ22	118	$\overline{\text{RAS}}$	186	VSS
51	VSS	119	$\overline{\text{WE}}$	187	DQ58		52	VSS	120	$\overline{\text{CAS}}$	188	DQ62
53	DQ19	121	$\overline{\text{CS0}}$	189	DQ59		54	DQ23	122	$\overline{\text{CS1}}^*$	190	DQ63
55	DQ24	123	NC	191	VDD		56	DQ28	124	NC	192	VDD
57	VDD	125	VSS	193	SDA		58	VDD	126	VSS	194	SA0
59	DQ25	127	DQ32	195	SCL		60	DQ29	128	DQ36	196	SA1
61	DQS3	129	DQ33	197	VDDSPD		62	DM3	130	DQ37	198	SA2
63	VSS	131	VDD	199	VDDID		64	VSS	132	VDD	200	NC
65	DQ26	133	DQS4				66	DQ30	134	DM4		

* These pins are not used in this module.

5. PIN DESCRIPTIONS

PIN	NAME	FUNCTION DESCRIPTION
CLKn, $\overline{\text{CLKn}}$	Clock Input	CLKn and $\overline{\text{CLKn}}$ are differential clock inputs. All input command signals are sampled at the positive edge of CLK (except for DQ, DM and CKE).
$\overline{\text{CSn}}$	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
CKEn	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self-Refresh mode is entered.
A0 – A12	Address	Multiplexed pins for row and column address. Row address: A0 – A12. Column address: A0 – A8.
BA0 – BA1	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	Row Address Strobe	Command input. When sampled at the rising edge of the clock, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ define the operation to be executed.
$\overline{\text{CAS}}$	Column Address Strobe	Referred to $\overline{\text{RAS}}$
$\overline{\text{WE}}$	Write Enable	Referred to $\overline{\text{RAS}}$
DM0 – DM7	Input/Output Mask	The output buffer is placed at Hi-Z when DM is sampled high in read cycle. In write cycle, sampling DM high will block the write data.
DQ0 – DQ63	Data Input/Output	Multiplexed pins for data output and input
DQS0 – DQS7	Data Strobe Input/Output	Output with read data, input with write data. DQS is edge-aligned with read data, centered in write data.
VDD	Power (+2.5V)	Power supply (2.5V).
VSS	Ground	Ground
VREF	Reference Voltage	SSTL-2 Reference voltage
VDDSPD	SPD Power	Separated power supply for SPD EEPROM (2.3V – 3.6V)
SCL	Serial Clock	Clock for serial presence detection
SDA	Serial Data I/O	Data line for serial presence detection
SAn	SPD Address Line	System assigned address (SA0 – SA2) to identify different memory module in a system board.
NC	No Connection	No connection

6. BLOCK DIAGRAM





7. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Input, Output Voltage	V _{IN} , V _{OUT}	-0.3 – V _{DDQ} +0.3	V
Power Supply Voltage	V _{DD} , V _{DDQ}	-0.3 – 3.6	V
Operating Temperature	T _{OPR}	0 – 70	°C
Storage Temperature	T _{STG}	-55 – 150	°C
Soldering Temperature (10s)	T _{SOLDER}	260	°C
Power Dissipation for Each Component	P _D	4	W
Short Circuit Output Current	I _{OUT}	50	mA

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

8. RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0 to 70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage	V _{DD}	2.3	2.5	2.7	V	2
Power Supply Voltage (for I/O Buffer)	V _{DDQ}	2.3	2.5	V _{DD}	V	2
Input reference Voltage	V _{REF}	0.49 x V _{DDQ}	0.50 x V _{DDQ}	0.51 x V _{DDQ}	V	2,3
Termination Voltage (System)	V _{TT}	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V	2,8
Input High Voltage (DC)	V _{IH} (DC)	V _{REF} + 0.15	-	V _{DDQ} + 0.3	V	2
Input Low Voltage (DC)	V _{IL} (DC)	-0.3	-	V _{REF} - 0.15	V	2
Differential Clock DC Input Voltage	V _{ICK} (DC)	-0.3	-	V _{DDQ} + 0.3	V	15
Input Differential Voltage. CLK and $\overline{\text{CLK}}$ inputs (DC)	V _{ID} (DC)	0.36	-	V _{DDQ} + 0.6	V	13,15
Input High Voltage (AC)	V _{IH} (AC)	V _{REF} + 0.31	-	-	V	2
Input Low Voltage (AC)	V _{IL} (AC)	-	-	V _{REF} - 0.31	V	2
Input Differential Voltage. CLK and $\overline{\text{CLK}}$ inputs (AC)	V _{ID} (AC)	0.7	-	V _{DDQ} + 0.6	V	13,15
Differential AC input Cross Point Voltage	V _X (AC)	V _{DDQ} /2 - 0.2	-	V _{DDQ} /2 + 0.2	V	12, 15
Differential Clock AC Middle Point	V _{ISO} (AC)	V _{DDQ} /2 - 0.2	-	V _{DDQ} /2 + 0.2	V	14, 15

Note: Undershoot limit: V_{IL} (min.) = -0.9V with a pulse width ≤ 5 nS

Overshoot limit: V_{IH} (max.) = V_{DDQ} +0.9V with a pulse width ≤ 5 nS

V_{IH} (DC) and V_{IL} (DC) are levels to maintain the current logic state, V_{IH} (AC) and V_{IL} (AC) are levels to change to the new logic state.



9. CAPACITANCE

(V_{DD} = V_{DDQ} = 2.5V ±0.2V, f = 1 MHz, T_A = 25 °C, V_{OUT} (DC) = V_{DDQ}/2, V_{OUT} (Peak to Peak) = 0.2V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Address Input Capacitance (A0 – A12, BA0, BA1)	C _{add-IN}		12	pF
Command Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$)	C _{cmd-IN}		12	pF
$\overline{\text{CS}}$ signals Input Capacitance ($\overline{\text{CS0}}$)	C _{cs-IN}		12	pF
CKE signal Input Capacitance (CKE0)	C _{cke-IN}		12	pF
CLK signals Input Capacitance (CLKn, $\overline{\text{CLKn}}$)	C _{clk-IN}		6	pF
DM/DQS/DQ Input capacitance (DM0 – DM7, DQS0 – 7, DQ0 – 63)	C _{i/o}		5	pF

10. DC CHARACTERISTICS


PARAMETER	SYM.	MAX.		UNIT	NOTES
		-7	-75		
OPERATING CURRENT: One Bank Active-Precharge; t _{RC} = t _{RC} min; t _{CK} = t _{CK} min; DQ, DM and DQS inputs changing twice per clock cycle; Address and control inputs changing once per clock cycle	I _{DD0}	440	440	mA	7
OPERATING CURRENT: One Bank Active-Read-Precharge; Burst = 2; t _{RC} = t _{RC} min; CL=2.5; t _{CK} = t _{CK} min; I _{OUT} =0mA; Address and control inputs changing once per clock cycle.	I _{DD1}	440	440		7, 9
PRECHARGE-POWER-DOWN STANDBY CURRENT: All Banks Idle; Power down mode; CKE ≤ V _{IL} max; t _{CK} = t _{CK} min; V _{IN} = V _{REF} for DQ, DQS and DM	I _{DD2P}	8	8		
IDLE FLOATING STANDBY CURRENT: $\overline{\text{CS}} \geq V_{IH}$ min; All Banks Idle; CKE ≥ V _{IH} min; Address and other control inputs changing once per clock cycle; V _{IN} = V _{REF} for DQ, DQS and DM	I _{DD2F}	180	160		7
IDLE STANDBY CURRENT: $\overline{\text{CS}} \geq V_{IH}$ min; All Banks Idle; CKE ≥ V _{IH} min; t _{CK} = t _{CK} min; Address and other control inputs changing once per clock cycle; V _{IN} ≥ V _{IH} min or V _{IN} ≤ V _{IL} max for DQ, DQS and DM	I _{DD2N}	180	160		7
IDLE QUIET STANDBY CURRENT: $\overline{\text{CS}} \geq V_{IH}$ min; All Banks Idle; CKE ≥ V _{IH} min; t _{CK} = t _{CK} min; Address and other control inputs stable; V _{IN} ≥ V _{REF} for DQ, DQS and DM	I _{DD2Q}	160	140		7
ACTIVE POWER-DOWN STANDBY CURRENT: One Bank Active; Power down mode; CKE ≤ V _{IL} max; t _{CK} = t _{CK} min	I _{DD3P}	80	80		
ACTIVE STANDBY CURRENT: $\overline{\text{CS}} \geq V_{IH}$ min; CKE ≥ V _{IH} min; One Bank Active-Precharge; t _{RC} = t _{RAS} max; t _{CK} = t _{CK} min; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	I _{DD3N}	280	260		7
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL = 2.5; t _{CK} = t _{CK} min; I _{OUT} = 0 mA	I _{DD4R}	660	620		7, 9
OPERATING CURRENT: Burst = 2; Write; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL=2.5; t _{CK} = t _{CK} min; DQ, DM and DQS inputs changing twice per clock cycle	I _{DD4W}	660	620		7
AUTO REFRESH CURRENT: t _{RC} = t _{RFC} min	I _{DD5}	760	760		7
SELF REFRESH CURRENT: CKE ≤ 0.2V	I _{DD6}	12	12		
RANDOM READ CURRENT: 4 Banks Active Read with activate every 20 nS, Auto-Precharge Read every 20ns; Burst = 4; T _{rcd} = 3; I _{OUT} = 0 mA; DQ, DM and DQS inputs changing twice per clock cycle; Address changing once per clock cycle	I _{DD7}	1080	1080		

11. AC CHARACTERISTICS OF SDRAM COMPONENTS (Notes: 10, 12)


SYMBOL	PARAMETER	-7		-75		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
trc	Active to Ref/Active Command Period	65		65		nS	
trfc	Ref to Ref/Active Command Period	75		75			
trAs	Active to Precharge Command Period	45	100000	45	100000		
trCD	Active to Read/Write Command Delay Time	15		15			
trAP	Active to Read with Auto Precharge enable	15		15			
tCCD	Read/Write (a) to Read/Write (b) Command Period	1		1		tck	
trP	Precharge to Active Command Period	20		20		ns	
trRD	Active (a) to Active (b) Command Period	15		15			
tWR	Write Recovery time	15		15			
tdAL	Auto Precharge Write Recovery + Precharge time	30		30			
tCK	CLK Cycle Time	CL = 2	7.5 15	8 15			
		CL = 2.5	7 15	7.5 15			
tAC	Data Access time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75		16
tdQsck	DQS output access time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75		
tdQsQ	Data Strobe Edge to Output Data Edge Skew		0.5		0.5		
tCH	CLK High Level Width	0.45	0.55	0.45	0.55	tck	11
tCL	CLK Low Level Width	0.45	0.55	0.45	0.55		
tHP	CLK Half Period (minimum of actual tCH, tCL)	Min. (tCL,tCH)		Min. (tCL,tCH)		nS	
tQH	DQ Output Data Hold Time from DQS	tHP -0.75		tHP -0.75			
trPRE	DQS Read Preamble Time	0.9	1.1	0.9	1.1	tck	11
trPST	DQS Read Postamble Time	0.4	0.6	0.4	0.6		
tdS	DQ and DM Setup Time	0.5		0.5		nS	
tdH	DQ and DM Hold Time	0.5		0.5			
tdIPW	DQ and DM Input Pulse Width (for each input)	1.75		1.75		tck	11
tdQSH	DQS Input High Pulse Width	0.35		0.35			
tdQSL	DQS Input Low Pulse Width	0.35		0.35			
tdSS	DQS Falling Edge to CLK Setup Time	0.2		0.2			
tdSH	DQS Falling Edge Hold Time from CLK	0.2		0.2			
twPRES	Clock to DQS Write Preamble Set-up Time	0		0		nS	
twPRE	DQS Write Preamble Time	0.25		0.25		tck	11
twPST	DQS Write Postamble Time	0.4		0.4			
tdQSS	Write Command to First DQS Latching Transition	0.75	1.25	0.75	1.25		
tdSSK	UDQS – LDQS Skew (x 16)	-0.25	0.25	-0.25	0.25		
tIS	Input Setup Time	0.9		0.9		nS	
tIH	Input Hold Time	0.9		0.9			
tiPW	Control & Address Input Pulse Width (for each input)	2.2		2.2			
tHZ	Data-out High-impedance Time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75		
tLZ	Data-out Low-impedance Time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75		
tI(SS)	SSTL Input Transition	0.5	1.5	0.5	1.5		
twTR	Internal Write to Read Command Delay	1		1		tck	
txSNR	Exit Self Refresh to Non-read Command	75		75		nS	
txSRD	Exit Self Refresh to Read Command	10		10		tck	
tREF	Refresh Time (8K)		64		64	mS	
tMRD	Mode Register Set Cycle Time	15		15		nS	

12. AC TEST CONDITION OF SDRAM COMPONENTS

PARAMETER	SYM.	VALUE	UNIT	NOTE
Input High Voltage (AC)	V_{IH}	$V_{REF} + 0.31$	V	
Input Low Voltage (AC)	V_{IL}	$V_{REF} - 0.31$	V	
Input Reference Voltage	V_{REF}	$0.5 \times V_{DDQ}$	V	
Termination Voltage	V_{TT}	$0.5 \times V_{DDQ}$	V	
Input Signal Peak to Peak Swing	V_{SWING}	1.0	V	
Differential Clock Input Reference Voltage	V_R	$V_x(AC)$	V	
Input Difference Voltage. CLK and $\overline{CLK}$ inputs (AC)	$V_{ID}(AC)$	1.5	V	
Input Signal Minimum Slew Rate	SLEW	1.0	V/nS	
Output Timing Measurement Reference Voltage	V_{OTR}	$0.5 \times V_{DDQ}$	V	



$$SLEW = (V_{IH \text{ min (AC)}} - V_{IL \text{ max (AC)}}) / \Delta T$$




A.C. TEST LOAD (A)

Notes:

- (1) Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device.
- (2) All voltages are referenced to V_{SS} , V_{SSQ} .
- (3) Peak to peak AC noise on V_{REF} may not exceed $\pm 2\%$ of $V_{REF(DC)}$.
- (4) $V_{OH} = 1.95V$, $V_{OL} = 0.35V$
- (5) $V_{OH} = 1.9V$, $V_{OL} = 0.4V$
- (6) The values of $I_{OH}(DC)$ is based on $V_{DDQ} = 2.3V$ and $V_{TT} = 1.19V$. The values of $I_{OL}(DC)$ is based on $V_{DDQ} = 2.3V$ and $V_{TT} = 1.11V$.
- (7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of t_{CK} and t_{RC} .
- (8) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF} .



- (9) These parameters depend on the output loading. Specified values are obtained with the output open.
- (10) Transition times are measured between $V_{IH \text{ min.}(AC)}$ and $V_{IL \text{ max.}(AC)}$. Transition (rise and fall) of input signals have a fixed slope.
- (11) If the result of nominal calculation with regard to t_{CK} contains more than one decimal place, the result is rounded up to the nearest decimal place. i.e., $t_{QSS} = 0.75 \times t_{CK}$, $t_{CK} = 7.5 \text{ nS}$, $0.75 \times 7.5 \text{ nS} = 5.625 \text{ nS}$ is rounded up to 5.6 nS.
- (12) V_x is the differential clock cross point voltage where input timing measurement is referenced.
- (13) V_{ID} is magnitude of the difference between CLK input level and $\overline{\text{CLK}}$ input level.
- (14) V_{ISO} means $\{V_{ICK}(\text{CLK}) + V_{ICK}(\overline{\text{CLK}})\}/2$.
- (15) Refer to the figure below.



- (16) t_{AC} and t_{QSCCK} depend on the clock jitter. These timing are measured at stable clock.



13. OPERATION MODES

The following Simplified Truth Table illustrates the operation modes of DDR SDRAM. For more detailed information please refer to the DDR SDRAM datasheet.

Simplified Truth Table

COMMAND	DEVICE STATE	CKEN-1	CKEN	DMN	BS0, BS1	A10	A12, A11, A9-A0	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$
Bank Active	Idle	H	X	X	V	V	V	L	L	H	H
Bank Precharge	Any	H	X	X	V	L	X	L	L	H	L
Precharge All	Any	H	X	X	X	H	X	L	L	H	L
Write	Active ⁽³⁾	H	X	X	V	L	V	L	H	L	L
Write with Autoprecharge	Active ⁽³⁾	H	X	X	V	H	V	L	H	L	L
Read	Active ⁽³⁾	H	X	X	V	L	V	L	H	L	H
Read with Autoprecharge	Active ⁽³⁾	H	X	X	V	H	V	L	H	L	H
Mode Register Set	Idle	H	X	X	L, L	C	C	L	L	L	L
Extended Mode Register Set	Idle	H	X	X	H, L	V	V	L	L	L	L
No Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Read Stop	Active	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
Auto Refresh	Idle	H	H	X	X	X	X	L	L	L	H
Self Refresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
Self Refresh Exit	Idle (Self Refresh)	L	H	X	X	X	X	H	X	X	X
								L	H	H	X
Power Down Mode Entry	Idle/ Active ⁽⁵⁾	H	L	X	X	X	X	H	X	X	X
								L	H	H	X
Power Down Mode Exit	Any (Power Down)	L	H	X	X	X	X	H	X	X	X
								L	H	H	X
Data Write Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Write Disable	Active	H	X	H	X	X	X	X	X	X	X

Notes:

1. V = Valid X = Don't Care L = Low level H = High level
2. CKE_n signal is input level when commands are issued.
3. CKE_{n-1} signal is input level one clock cycle before the commands are issued.
4. These are state designated by the BS0, BS1 signals.
5. Power Down Mode can not entry in the burst cycle.



14. SERIAL PRESENCE DETECT EEPROM

The Serial Presence Detect (SPD) function is implemented by using a 2,408-bit EEPROM component. This nonvolatile storage device contains those data for identifying the module type and various SDRAM organizations and timing parameters. System read operations to the EEPROM device occur using the DIMM SCL (clock) and SDA (data) signals, together with SA(2:0) which provide the EEPROM Device Address.

SPD EEPROM DC Operating Conditions

(V_{CC} = 2.3V – 3.6V)

PARAMETER/CONDITION	SYM.	MIN.	MAX.	UNIT	NOTES
Supply Voltage	V _{CC}	2.3	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	V _{CC} x 0.7	V _{CC} +0.5	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.3	V _{CC} x 0.3	V	
Output Low Voltage, I _{out} = 3 mA	V _{OL}		0.4	V	I _{OL} = 3 mA
Input Leakage Current, V _{IN} = GND to V _{CC}	I _{LI}		2	uA	
Output Leakage Current, V _{OUT} = GND to V _{CC}	I _{LO}		2	uA	
Power Supply Current SCL Clock Frequency = 100 KHz	I _{CC}		1	mA	

SPD AC Operating Conditions

(V_{CC} = 2.3V – 3.6V)

PARAMETER	SYM.	MIN.	MAX.	UNIT
SCL clock frequency	f _{SCL}		100	KHz
Noise Suppression Time Constant at SCL, SDA Inputs	t _i		100	nS
SCL Low to SDA Data Out Valid	t _{AA}	0.2	3.5	μS
Time the bus must be free before a new transition can start	t _{BUF}	4.7		μS
Start Condition Hold Time	t _{HD:STA}	4.0		μS
Clock Low Period	t _{LOW}	4.7		μS
Clock High Period	t _{HIGH}	4.0		μS
Start Condition Setup Time	t _{SU:STA}	4.7		μS
Data in Hold Time	t _{HD:DAT}	0		μS
Data in Setup Time	t _{SU:DAT}	250		nS
SDA and SCL Rise time	t _R		1	μS
SDA and SCL Fall Time	t _F		300	nS
Stop Condition Setup Time	t _{SU:STO}	4		μS
Data Out Hold Time	t _{DH}	200		nS
Write Cycle Time	t _{WR}		10	mS

Note: The write cycle time (t_{WR}) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle the EEPROM bus interface circuits are disabled, SDA is allowed to remain high the bus level pull-up resistor, and the device does not respond to its slave address.

15. SPD DATA

BYTE NO.	FUNCTION DESCRIBED	FUNCTION SUPPORTED		HEX VALUE	
		-7	-75	-7	-75
0	Defines # bytes written into serial memory at module manufacturer	128 bytes		80h	
1	Total # bytes of SPD memory device	256 bytes (2K-bit)		08h	
2	Fundamental memory type (FPM, EDO, DRAM..)	DDR SDRAM		07h	
3	# Row Addresses on this assembly	13		0Dh	
4	# Column Addresses on this assembly	09		09h	
5	# Module Rows on this assembly	1 row		01h	
6	Data Width of this assembly.	64 bits		40h	
7	Data Width continuation	-		00h	
8	Voltage interface standard of this assembly	SSTL 2.5V		04h	
9	SDRAM Cycle time @CAS latency of 2.5	7 nS	7.5 nS	70h	75h
10	SDRAM Access time @CAS latency of 2.5	+/-0.75 nS	+/-0.75 nS	75h	75h
11	DIMM Configuration type (Non-parity, Parity ECC)	Non parity		00h	
12	Refresh Rate/Type	7.8 μ S, support self refresh		82h	
13	SDRAM width, Primary DRAM	X 16		10h	
14	Error Checking SDRAM data width	None		00h	
15	Minimum Clock Delay, Back Random Column Addresses	TCCD = 1 CLK		01h	
16	Burst Lengths supported	2, 4, 8		0Eh	
17	#Bank on Each SDRAM device	4 banks		04h	
18	CAS# Latencies Supported	2 & 2.5		0Ch	
19	CS# Latency	0 CLK		01h	
20	Write Latency	1 CLK		02h	
21	SDRAM Module Attributes	Differential Clock, Non-buffered Non-registered & redundant addressing		20h	
22	SDRAM Device Attributes: General	2.5V+/-10% voltage tolerance, Burst Read, Write, precharge all, auto precharge		00h	
23	SDRAM cycle time @ CAS latency of 2	7.5 nS	10 nS	75h	A0h
24	SDRAM access time @CAS latency of 2	+/-0.75 nS	+/-0.75 nS	75h	75h
25	SDRAM cycle time @ CAS latency of 1.5	-	-	00h	00h
26	SDRAM access time @CAS latency of 1.5	-	-	00h	00h
27	Precharge to active command period (t_{RP})	20 nS	20 nS	50h	50h
28	Active to Active command period (t_{RRD})	15 nS	15 nS	3Ch	3Ch
29	Active to Read/Write command delay time (t_{RCD})	20 nS	20 nS	50h	50h
30	Minimum Active to precharge period (t_{RAS})	45 nS	45 nS	2Dh	2Dh
31	Density of each Row on Module	Each row of 128 MB		20h	
32	Command and Address signal input setup time	0.9 nS	0.9 nS	90h	90h
33	Command and Address signal input hold time	0.9 nS	0.9 nS	90h	90h
34	Data signal input setup time	0.5 nS	0.5 nS	50h	50h
35	Data signal input hold time	0.5 nS	0.5 nS	50h	50h
36 - 61	Superset Information (may be used in future)	-		00h	
62	SPD data specification revision	Initial release revision		00h	
63	Checksum for Bytes 0 - 62	-	-	76h	A6h
64 - 128	Unused storage locations	-		00h	



16. LABELING INFORMATION


There is a product description sticker stuck on each module to fully describe the information of the module. The following are examples of the product description sticker.

Examples:

MODULE P/N	EXAMPLE OF STICKER
W9412FASA-7 (DDR266/CL2 SO-DIMM)	W9412FASA-7 128MB DDR266/CL2 SO-DIMM TAIWAN 126K264896
W9412FASA-75 (DDR266/CL2.5 SO-DIMM)	W9412FASA-75 128MB DDR266/CL2.5 SO-DIMM TAIWAN 126K264896

The content of this product description sticker is described as below:


1. MODULE PART NUMBER **W9412FASA-7/-75**



1. Total Memory Size: **128Mbytes**
2. Compliant Industry Spec: **DDR266/CL2, DDR266/CL2.5**
3. Module Type: **SO-DIMM**
4. Manufacturing Location: **TAIWAN**
5. Tracking Number: **126K264896**

(The number "126K264896" is for reference only. It is changed according to assembly date, assembly site, and serial lot number.)

17. PACKAGE DIMENSION



W9412FASA



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office

9F, No.480, Rueiguang Rd.,
Neihu Chiu, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*

Publication Release Date: March 15, 2002

Revision A1