# 1M x 36 Synchronous Pipeline Burst NBL SRAM

#### **FEATURES**

■ Fast clock speed: 166, 150, 133, and 100MHz

■ Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns

■ Fast OE access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns

■ Single  $+3.3V \pm 5\%$  power supply (VDD)

■ Snooze Mode for reduced-standby power

■ Individual Byte Write control

 Clock-controlled and registered addresses, data I/Os and control signals

■ Burst control (interleaved or linear burst)

■ Packaging:

• 119-bump BGA package

■ Low capacitive bus loading


# **DESCRIPTION**

The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 32Mb SyncBurst SRAMs integrate two 1M x 18 SRAMs into a single BGA package to provide 1M x 36 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The NBL or No Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

FIG. 1	Pin Configuration
	(TOP VIFW)

	1	2	3	4	5	6	7
Α	VDD	SA	SA	SA	SA	SA	VDD
В	SA	CE₂	SA	ADV	SA	CE <sub>2</sub>	NC
С	NC	SA	SA	VDD	SA	SA	NC
D	DQc	DQPc	Vss	NC	Vss	DQPB	DQB
Ε	DQc	DQc	Vss	CE <sub>1</sub>	Vss	DQB	DQB
F	VDD	DQc	Vss	ŌĒ	Vss	DQB	VDD
G	DQc	DQc	BW∈	SA	BWB	DQB	DQB
Н	DQc	DQc	Vss	WE	Vss	DQB	DQB
J	VDD	VDD	NC	VDD	NC	V <sub>DD</sub>	VDD
K	DQD	DQd	Vss	CLK	Vss	DQA	DQA
L	DQD	DQd	BWD	NC	BWA	DQA	DQA
М	VDD	DQd	Vss	CKE	Vss	DQA	VDD
N	DQD	DQd	Vss	SA <sub>1</sub>	Vss	DQA	DQA
Р	DQD	DQPD	Vss	SA <sub>0</sub>	Vss	DQPA	DQA
R	NC	SA	LBO	VDD	NC	SA	NC
T	NC	NC	SA	SA	SA	NC	ZZ
U	VDD	NC	NC	NC	NC	NC	VDD





# **FUNCTION DESCRIPTION**

The WED2ZL361MV is an NBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of  $\overline{OE}$ , LBO and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the  $\overline{ADV}$  input. Subsequent burst addresses can be internally generated by the burst advance pin  $(\overline{ADV})$ .  $\overline{ADV}$  should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE) pin allows the operation of the chip to be suspended as long as necessary. When CKE is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE and ADV are driven low at the rising edge of the clock.

Output Enable (OE) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE is driven low, the write enable input signals  $\overline{\text{WE}}$  are driven high, and  $\overline{\text{ADV}}$  driven low. The internal array is read between the first rising edge and the second rising edge of the clock

and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation  $\overline{\text{OE}}$  must be driven low for the device to drive out the requested data.

Write operation occurs when WE is driven low at the rising edge of the clock.  $\overline{BW}[d:a]$  can be used for byte write operation. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock,  $\overline{WE}$  and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after 2 cycles of wake up time.

# **BURST SEQUENCE TABLE**

(Interleaved Burst, LBO = High)

		Cas	Case 1		ise 2 Ca		se 3	Case 4	
LBO Pin	High	A1	Α0	A1	Α0	A1	Α0	A1	Α0
First Add	dress	0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
↓		1	0	1	1	0	0	0	1
Fourth Ad	ddress	1	1	1	0	0	1	0	0

(Linear Burst, LBO = Low)

		Cas	Case 1		se 2	Cas	Case 3		Case 4	
LBO Pin	High	A1	Α0	A1	Α0	A1	Α0	A1	A0	
First Add	dress	0	0	0	1	1	0	1	1	
		0	1	1	0	1	1	0	0	
↓		1	0	1	1	0	0	0	1	
Fourth Ac	ddress	1	1	0	0	0	1	1	0	

NOTE 1: LBO pin must be tied to High or Low, and Floating State must not be allowed.

# **TRUTH TABLES**

#### Synchronous Truth Table

CEx	ADV	WE	BWx	OE	CKE	CLK Address Accessed		Operation
Н	L	Х	X	Х	L	<b>↑</b>	N/A	Deselect
Х	Н	Х	X	Х	L	<b>↑</b>	N/A	Continue Deselect
L	L	Н	X	L	L	<b>↑</b>	External Address	Begin Burst Read Cycle
Х	Н	Х	X	L	L	Next Address		Continue Burst Read Cycle
L	L	Н	X	Н	L	External Address		NOP/Dummy Read
X	Н	Х	X	Н	L	<b>↑</b>	Next Address	Dummy Read
L	L	L	L	Х	L	<b>↑</b>	External Address	Begin Burst Write Cycle
X	Н	Х	L	Х	L	<b>↑</b>	Next Address	Continue Burst Write Cycle
L	L	L	Н	Х	L	<b>↑</b>	N/A	NOP/Write Abort
X	Н	Х	Н	Х	L	↑ Next Address		Write Abort
Х	Х	Х	Х	Х	Н	1	Current Address	Ignore Clock

#### NOTES:

- 1. X means "Don't Care."
- 2. The rising edge of clock is symbolized by  $(\uparrow)$
- 3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
- 4. WRITE = L means Write operation in WRITE TRUTH TABLE. WRITE = H means Read operation in WRITE TRUTH TABLE.
- 5. Operation finally depends on status of asynchronous input pins (ZZ and  $\overline{OE}$ ).
- 6.  $\overline{CEx}$  refers to the combination of  $\overline{CE_y}$   $\overline{CE_o}$  and  $\overline{CE_o}$ .

# WRITE TRUTH TABLE

WE	BWA	BWB	<del>BW</del> c	BWD	Operation
Н	Х	X	Х	Х	Read
L	L	Н	Н	Н	Write Byte A
L	Н	L	Н	Н	Write Byte B
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte D
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

#### NOTES:

- 1. X means "Don't Care."
- 2. All inputs in this table must meet setup and hold time around the rising edge of CLK ( $\uparrow$ ).

#### ABSOLUTE MAXIMUM RATINGS\*

Voltage on VDD Supply Relative to Vss	-0.3V to +4.6V
Vin (DQx)	-0.3V to +4.6V
Vin (Inputs)	-0.3V to +4.6V
Storage Temperature (BGA)	-65°C to +150°C
Short Circuit Output Current	100mA

<sup>\*</sup>Stress greater than those listed under "Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# FIECTRICAL CHARACTERISTICS (0°C - TA - 70°C)

		The CITAL CELECISINES (S C I) (	,			
Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	VIH		2.0	VDD +0.5	V	1
Input Low (Logic 0) Voltage	VIL		-0.3	0.8	V	1
Input Leakage Current	ILı	0V ≤ VIN ≤ VDD	-5	5	μΑ	2
Output Leakage Current	ILo	Output(s) Disabled, 0V ≤ VIN ≤ VDD	-5	5	μΑ	
Output High Voltage	Voн	loн = -4.0mA	2.4		V	1
Output Low Voltage	Vol	IoL = 8.0mA		0.4	V	1
Supply Voltage	VDD		3.135	3.465	V	1

#### NOTES:

- 1. All voltages referenced to Vss (GND)
- 2. ZZ pin has an internal pull-up, and input leakage  $= \pm 10\mu A$ .

#### DC CHARACTERISTICS

Description	Symbol	Conditions	Тур	166 MHz	150 MHz	133 MHz	100 MHz	Units	Notes
Power Supply Current: Operating	IDD	Device Selected; All Inputs $\leq$ VIL or $\geq$ VIH; Cycle Time = tcyc MIN; Vdd = MAX; Output Open		840	800	760	640	mA	1, Ω
Power Supply Current: Standby	ISB₂	Device Deselected; $V_{DD} = MAX$ ; All Inputs $\leq VSS + 0.2$ or $V_{DD} - 0.2$ ; All Inputs Static; CLK Frequency $= 0$ ; $ZZ \leq VIL$	30	60	60	60	60	mA	2
Power Supply Current: Current	ISB3	Device Selected; All Inputs ≤ VIL or ≥ VIH; Cycle Time = tcyc MIN; Vdd = MAX; Output Open; ZZ ≥ Vdd - 0.2V	30	60	60	60	60	mA	2
Clock Running Standby Current	ISB4	Device Deselected; $V_{DD} = MAX$ ; All Inputs $\leq V_{SS} + 0.2$ or $V_{DD} - 0.2$ ; Cycle Time = tcyc MIN; $ZZ \leq VIL$		240	220	180	160	mA	Σ

#### NOTES:

- 1. Indicates the specified with no output current and increases with faster cycle times. Indicates with faster cycle times and greater output loading.
- 2. Typical values are measured at 3.3V, 25°C, and 10ns cycle time.

# BGA CAPACITANCE

Description	Symbol	Conditions	Тур	Max	Units	Notes
Control Input Capacitance	Cı	$T_A = 25^{\circ}C; f = 1MHz$	5	7	рF	1
Input/Output Capacitance (DQ)	Со	$T_A = 25^{\circ}C; f = 1MHz$	6	8	рF	1
Address Capacitance	CA	$T_A = 25^{\circ}C; f = 1MHz$	5	7	pF	1
Clock Capacitance	Сск	Ta= 25°C; f = 1MHz	3	5	рF	1

NOTES: 1. This parameter is sampled.

### AC CHARACTERISTICS

	Symbol	<u>166</u>	<u>MHz</u>	<u>150</u>	<u>MHz</u>	133	MHz	100	MHz	
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units
Clock Time	tcyc	6.0		6.7		7.5		10.0		ns
Clock Access Time	tcp		3.5		3.8		4.2		5.0	ns
Output enable to Data Valid	toe		3.5		3.8		4.2		5.0	ns
Clock High to Output Low-Z	tızc	1.5		1.5		1.5		1.5		ns
Output Hold from Clock High	tон	1.5		1.5		1.5		1.5		ns
Output Enable Low to output Low-Z	tlzoe	0.0		0.0		0.0		0.0		ns
Output Enable High to Output High-Z	thzoe		3.0		3.0		3.5		3.5	ns
Clock High to Output High-Z	tHZC		3.0		3.0		3.5		3.5	ns
Clock High Pulse Width	tсн	2.2		2.5		3.0		3.0		ns
Clock Low Pulse Width	tcı	2.2		2.5		3.0		3.0		ns
Address Setup to Clock High	tas	1.5		1.5		1.5		1.5		ns
CKE Setup to Clock High	tces	1.5		1.5		1.5		1.5		ns
Data Setup to Clock High	tos	1.5		1.5		1.5		1.5		ns
Write Setup to Clock High	tws	1.5		1.5		1.5		1.5		ns
Address Advance to Clock High	tadvs	1.5		1.5		1.5		1.5		ns
Chip Select Setup to Clock High	tcss	1.5		1.5		1.5		1.5		ns
Address Hold to Clock high	tah	0.5		0.5		0.5		0.5		ns
CKE Hold to Clock High	tсен	0.5		0.5		0.5		0.5		ns
Data Hold to Clock High	tон	0.5		0.5		0.5		0.5		ns
Write Hold to Clock High	twн	0.5		0.5		0.5		0.5		ns
Address Advance to Clock High	tadvh	0.5		0.5		0.5		0.5		ns
Chip Select Hold to Clock High	tсsн	0.5		0.5		0.5		0.5		ns

#### NOTES:


- All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV is sampled low and CEx is sampled valid.
  All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- 2. Chip enable must be valid at each rising edge of CLK (when  $\overline{ADV}$  is Low) to remain enabled.
- 3. A write cycle is defined by WE low having been registered into the device at ADV Low. A Read cycle is defined by WE High with ADV Low. Both cases must meet setup and hold times.

# AC TEST CONDITIONS


# (TA = 0 TO $70^{\circ}$ C, VDD = $3.3V \pm 5\%$ , Unless Otherwise Specified)

Parameter	Value
Input Pulse Level	0 to 3.0V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Output Load (A)

#### OUTPUT LOAD (A)



#### OUTPUT LOAD (B)



\*Including Scope and Jig Capacitance


# **SNOOZE MODE**


SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to  $I_{SB_2Z}$ . The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.


When ZZ becomes a logic HIGH,  $IsB_2Z$  is guaranteed after the setup time tzz is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.


#### SNOOZE MODE


Description	Conditions	Symbol	Min	Max	Units	Notes
Current during SNOOZE MODE	ZZ ≥ VIH	Is <sub>B2</sub> z		10	mA	
ZZ active to input ignored		tzz		2(tĸc)	ns	1
ZZ inactive to input sampled		trzz	2(tĸc)		ns	1
ZZ active to snooze current		tzzı		2(tĸc)	ns	1
ZZ inactive to exit snooze current		trzzi			ns	1

















# ORDERING INFORMATION

Commercial Temp Range (0°C to 70°C)

Part Number	Configuration	tcp (ns)	Clock (MHz)
WED2ZL361MV35BC	1M x 36	3.5	166
WED2ZL361MV38BC	1M x 36	3.8	150
WED2ZL361MV42BC	1M x 36	4.2	133
WED2ZL361MV50BC	1M x 36	5.0	100