



128Kx32 SRAM & 512Kx32 FLASH MIXED MODULE

PRELIMINARY*

FEATURES

- Access Times of 25ns (SRAM) and 120ns (FLASH)
- Packaging
 - 66-pin, PGA Type, 1.385 inch square HIP, Hermetic Ceramic HIP (Package 402)
 - 68 lead, Hermetic CQFP (G2T), 22.4mm (0.880 inch) square (Package 509) 4.57mm (0.180 inch) height. Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 2). Package to be developed.
- 128Kx32 SRAM
- 512Kx32 5V Flash
- Organized as 128Kx32 of SRAM and 512Kx32 of Flash Memory with common Data Bus
- Low Power CMOS
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight - 13 grams typical


FLASH MEMORY FEATURES

- 10,000 Erase/Program Cycles
- Sector Architecture
 - 8 equal size sectors of 64KBytes each
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- 5 Volt Programming; $5V \pm 10\%$ Supply
- Embedded Erase and Program Algorithms
- Hardware and Software Write Protection
- Page Program Operation and Internal Program Control Time.

* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

Note: Programming information available upon request.

FIG. 1 PIN CONFIGURATION FOR WSF41632-22H2X
TOP VIEW



PIN DESCRIPTION

D0-31	Data Inputs/Outputs
A0-18	Address Inputs
SWE1-4	SRAM Write Enables
SCS	SRAM Chip Select
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected
FWE1-4	Flash Write Enables
FCS	Flash Chip Select

BLOCK DIAGRAM








FIG. 2 PIN CONFIGURATION FOR WSF41632-22G2TX

TOP VIEW




The White 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

PIN DESCRIPTION

D0-31	Data Inputs/Outputs
A0-18	Address Inputs
SWE ₁₋₄	SRAM Write Enables
SCS	SRAM Chip Select
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected
FWE ₁₋₄	Flash Write Enables
FCS	Flash Chip Select

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	7.0	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	7.0	V

Parameter	
Flash Data Retention	10 years
Flash Endurance (write/erase cycles)	10,000

NOTE:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V

SRAM TRUTH TABLE

$\overline{\text{SCS}}$	$\overline{\text{OE}}$	$\overline{\text{SWE}}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Read	High Z	Active
L	X	L	Write	Data In	Active

NOTE:

- $\overline{\text{FCS}}$ must remain high when $\overline{\text{SCS}}$ is low.

CAPACITANCE

(T_A = +25°C)

Test	Symbol	Condition	Max	Unit
$\overline{\text{OE}}$ Capacitance	C _{OE}	V _{IN} = 0V, f = 1.0MHz	80	pF
F/S $\overline{\text{WE}}$ 1-4 Capacitance	C _{WE}	V _{IN} = 0V, f = 1.0MHz	30	pF
F/S $\overline{\text{CS}}$ Capacitance	C _{CS}	V _{IN} = 0V, f = 1.0MHz	50	pF
D0-31 Capacitance	C _{I/O}	V _{IN} = 0V, f = 1.0MHz	30	pF
A0 - A16 Capacitance	C _{AD}	V _{IN} = 0V, f = 1.0MHz	80	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	$\overline{\text{SCS}}$ = V _{IH} , $\overline{\text{OE}}$ = V _{IH} , V _{OUT} = GND to V _{CC}		10	μA
SRAM Operating Supply Current x 32 Mode	I _{CCx32}	$\overline{\text{SCS}}$ = V _{IL} , $\overline{\text{OE}}$ = $\overline{\text{FCS}}$ = V _{IH} , f = 5MHz, V _{CC} = 5.5		620	mA
Standby Current	I _{SB}	$\overline{\text{FCS}}$ = $\overline{\text{SCS}}$ = V _{IH} , $\overline{\text{OE}}$ = V _{IH} , f = 5MHz, V _{CC} = 5.5		80	mA
SRAM Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4	V
SRAM Output High Voltage	V _{OH}	I _{OH} = -4.0mA, V _{CC} = 4.5	2.4		V
Flash V _{CC} Active Current for Read (1)	I _{CC1}	$\overline{\text{FCS}}$ = V _{IL} , $\overline{\text{OE}}$ = $\overline{\text{SCS}}$ = V _{IH}		260	mA
Flash V _{CC} Active Current for Program or Erase (2)	I _{CC2}	$\overline{\text{FCS}}$ = V _{IL} , $\overline{\text{OE}}$ = $\overline{\text{SCS}}$ = V _{IH}		300	mA
Flash Output Low Voltage	V _{OL}	I _{OL} = 8.0mA, V _{CC} = 4.5		0.45	V
Flash Output High Voltage	V _{OH1}	I _{OH} = -2.5 mA, V _{CC} = 4.5	0.85 x V _{CC}		V
Flash Output High Voltage	V _{OH2}	I _{OH} = -100 μA, V _{CC} = 4.5	V _{CC} - 0.4		V
Flash Low V _{CC} Lock Out Voltage	V _{LKO}		3.2	4.2	V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 5 MHz). The frequency component typically is less than 2 mA/MHz, with $\overline{\text{OE}}$ at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V

**SRAM AC CHARACTERISTICS**(V_{CC} = 5.0V, T_A = -55°C to +125°C)


Parameter	Symbol	-25		Unit
		Min	Max	
Read Cycle				
Read Cycle Time	t _{RC}	25		ns
Address Access Time	t _{AA}		25	ns
Output Hold from Address Change	t _{OH}	0		ns
Chip Select Access Time	t _{ACS}		25	ns
Output Enable to Output Valid	t _{OE}		15	ns
Chip Select to Output in Low Z	t _{CLZ} ¹	3		ns
Output Enable to Output in Low Z	t _{OLZ} ¹	0		ns
Chip Disable to Output in High Z	t _{CHZ} ¹		12	ns
Output Disable to Output in High Z	t _{OHZ} ¹		12	ns

1. This parameter is guaranteed by design but not tested.

SRAM AC CHARACTERISTICS(V_{CC} = 5.0V, T_A = -55°C to +125°C)

Parameter	Symbol	-25		Unit
		Min	Max	
Write Cycle				
Write Cycle Time	t _{WC}	25		ns
Chip Select to End of Write	t _{CW}	20		ns
Address Valid to End of Write	t _{AW}	20		ns
Data Valid to End of Write	t _{DW}	15		ns
Write Pulse Width	t _{WP}	20		ns
Address Setup Time	t _{AS}	0		ns
Address Hold Time	t _{AH}	0		ns
Output Active from End of Write	t _{OW} ¹	3		ns
Write Enable to Output in High Z	t _{WHZ} ¹		15	ns
Data Hold from Write Time	t _{DH}	0		ns

1. This parameter is guaranteed by design but not tested.

FIG. 2
AC TEST CIRCUIT**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:V_Z is programmable from -2V to +7V.I_{OL} & I_{OH} programmable from 0 to 16mA.Tester Impedance Z₀ = 75 Ω.V_Z is typically the midpoint of V_{OH} and V_{OL}.I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.



FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{\text{FWE}}$ CONTROLLED

(V_{CC} = 5.0V, T_A = -55°C to +125°C)

Parameter	Symbol		-120		Unit
			Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	120		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	50		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		ns
Data Setup Time	t _{DVWH}	t _{DS}	50		ns
Data Hold Time	t _{WHDX}	t _{DH}	0		ns
Address Hold Time	t _{WLAX}	t _{AH}	50		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		ns
Duration of Byte Programming Operation	t _{WHWH1}		16		μs
Chip and Sector Erase Time	t _{WHWH2}			30	sec
Read Recovery Time Before Write	t _{GHWL}		0		μs
V _{CC} Set-up Time		t _{VCS}	50		μs
Chip Programming Time				50	sec
Output Enable Setup Time		t _{OES}	0		ns
Output Enable Hold Time		t _{OEH}	10		ns
Chip Erase Time	t _{WHWH2}			120	sec

1. For Toggle and Data Polling.

FLASH AC CHARACTERISTICS – READ ONLY OPERATIONS

(V_{CC} = 5.0V, T_A = -55°C to +125°C)

Parameter	Symbol		-120		Unit
			Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	120		ns
Address Access Time	t _{AVQV}	t _{ACC}		120	ns
Chip Select Access Time	t _{ELQV}	t _{CE}		120	ns
$\overline{\text{OE}}$ to Output Valid	t _{GLQV}	t _{OE}		50	ns
Chip Select to Output High Z (1)	t _{EHQZ}	t _{DF}		30	ns
$\overline{\text{OE}}$ High to Output High Z (1)	t _{GHQZ}	t _{DF}		30	ns
Output Hold from Address, $\overline{\text{FCS}}$ or $\overline{\text{OE}}$ Change, whichever is first	t _{AXQX}	t _{OH}	0		ns


1. Guaranteed by design, not tested.

**FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{\text{FCS}}$ CONTROLLED**
($V_{CC} = 5.0V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)


Parameter	Symbol		-120		Unit
			Min	Max	
Write Cycle Time	tAVAV	tWC	120		ns
$\overline{\text{FWE}}$ Setup Time	tWLLEL	tWS	0		ns
$\overline{\text{FCS}}$ Pulse Width	tELEH	tCP	50		ns
Address Setup Time	tAVEL	tAS	0		ns
Data Setup Time	tDVEH	tDS	50		ns
Data Hold Time	tEHDX	tDH	0		ns
Address Hold Time	tELAX	tAH	50		ns
$\overline{\text{FCS}}$ Pulse Width High	tEHEL	tCPH	20		ns
Duration of Programming Operation	tWHWH1		16		μs
Sector Erase Time	tWHWH2			30	sec
Read Recovery Time	tGHLEL		0		ns
Chip Programming Time				50	sec
Chip Erase Time	tWHWH2			120	sec



FIG. 6
AC WAVEFORMS FOR FLASH MEMORY READ OPERATIONS




NOTE: $\overline{SCS} = V_{IH}$

**FIG. 7****WRITE/ERASE/PROGRAM OPERATION, FLASH MEMORY $\overline{\text{FWE}}$ CONTROLLED****NOTES:**


1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. $\overline{\text{D7}}$ is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.
6. $\text{SCS} = V_{\text{IH}}$




FIG. 9
AC WAVEFORMS FOR DATA POLLING DURING
EMBEDDED ALGORITHM OPERATIONS FOR
FLASH MEMORY



NOTE: $\overline{\text{SCS}} = V_{\text{IH}}$


**FIG. 10****WRITE/ERASE/PROGRAM OPERATION FOR FLASH MEMORY, $\overline{CS}$ CONTROLLED****NOTES:**

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. $\overline{D7}$ is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.
6. $\overline{CS} = V_{IH}$

**PACKAGE 509: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)**

The White 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**PACKAGE 402: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2)**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION**W S F 41632 X - 22 X X X****LEAD FINISH:**Blank = Gold plated leads
A = Solder dip leads**DEVICE GRADE:**M = Military Screened -55°C to +125°C
I = Industrial -40°C to +85°C
C = Commercial 0°C to +70°C**PACKAGE TYPE:**H2 = Ceramic Hex In-line Package, HIP (Package 402)
G2T = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 509)**ACCESS TIME (ns)**

22 = 25ns SRAM and 120ns FLASH

IMPROVEMENT MARK**ORGANIZATION, 128K x 32 SRAM and 512K x 32 Flash****Flash PROM****SRAM****WHITE MICROELECTRONICS**