

**128Kx16 SRAM/FLASH 3.3V MODULE** *ADVANCED****FEATURES**


- Access Times of 25ns (SRAM) and 70ns (FLASH)
- Access Times of 70ns (SRAM) and 120ns (FLASH)
- Packaging
 - 66-pin, PGA Type, 1.075 inch square HIP, Hermetic Ceramic HIP (Package 400)
- 128Kx16 3.3V SRAM
- 128Kx16 3.3V FLASH
- Organized as 128Kx16 of SRAM and 128Kx16 of Flash Memory with separate Data Buses
- Both blocks of memory are User Configurable as 256Kx8
- Low Power CMOS
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight - 13 grams typical

FLASH MEMORY FEATURES

- 10,000 Erase/Program Cycles
- Sector Architecture
 - 8 equal size sectors of 16K bytes each
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- 3.3 Volt Programming; $3.3V \pm 10\%$ Supply
- Embedded Erase and Program Algorithms
- Hardware and Software Write Protection

* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

Note: Programming information available upon request.

FIG.1 PIN CONFIGURATION FOR WSF128K16V-XH1X



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	V _{CC} + 0.5	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	4.0	V

SRAM TRUTH TABLE

$\overline{\text{SCS}}$	$\overline{\text{OE}}$	$\overline{\text{SWE}}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Read	High Z	Active
L	X	L	Write	Data In	Active

CAPACITANCE

(T_A = +25°C)

Test	Symbol	Condition	Max	Unit
$\overline{\text{OE}}$ Capacitance	C _{OE}	V _{IN} = 0V, f = 1.0MHz	50	pF
$\overline{\text{WE}}$ Capacitance	C _{WE}	V _{IN} = 0V, f = 1.0MHz	20	pF
CS Capacitance	C _{CS}	V _{IN} = 0V, f = 1.0MHz	20	pF
Data I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1.0MHz	20	pF
Address Line Capacitance	C _{AD}	V _{IN} = 0V, f = 1.0MHz	50	pF

This parameter is guaranteed by design but not tested.

NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V

DC CHARACTERISTICS

(V_{CC} = 3.3V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = 3.6, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	$\overline{\text{SCS}}$ = V _{IH} , $\overline{\text{OE}}$ = V _{IH} , V _{OUT} = GND to V _{CC}		10	μA
SRAM Operating Supply Current x 16 Mode	I _{CCx16}	$\overline{\text{SCS}}$ = V _{IL} , $\overline{\text{OE}}$ = $\overline{\text{FCS}}$ = V _{IH} , f = 5MHz, V _{CC} = 3.6		250	mA
Standby Current	I _{SB}	$\overline{\text{FCS}}$ = $\overline{\text{SCS}}$ = V _{IH} , $\overline{\text{OE}}$ = V _{IH} , f = 5MHz, V _{CC} = 3.6		8	mA
SRAM Output Low Voltage	V _{OL}	I _{OL} = 2.1mA, V _{CC} = 3.0		0.4	V
SRAM Output High Voltage	V _{OH}	I _{OH} = -1.0mA, V _{CC} = 3.0	2.4		V
Flash V _{CC} Active Current for Read (1)	I _{CC1}	$\overline{\text{FCS}}$ = V _{IL} , $\overline{\text{OE}}$ = $\overline{\text{SCS}}$ = V _{IH}		40	mA
Flash V _{CC} Active Current for Program or Erase (2)	I _{CC2}	$\overline{\text{FCS}}$ = V _{IL} , $\overline{\text{OE}}$ = $\overline{\text{SCS}}$ = V _{IH}		65	mA
Flash Output Low Voltage	V _{OL}	I _{OL} = +4.0mA, V _{CC} = 3.0		0.45	V
Flash Output High Voltage	V _{OH1}	I _{OH} = -2.0 mA, V _{CC} = 3.0	0.85 x V _{CC}		V
Flash Output High Voltage	V _{OH2}	I _{OH} = -100 μA, V _{CC} = 3.0	V _{CC} - 0.4		V
Flash Low V _{CC} Lock Out Voltage (3)	V _{LKO}		2.3	2.5	V

DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 5 MHz). The frequency component typically is less than 2 mA/MHz, with $\overline{\text{OE}}$ at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- Not 100% tested.



SRAM AC CHARACTERISTICS

(V_{CC} = 3.3V, T_A = -55°C to +125°C)

Parameter	Symbol	-25		-70		Unit
		Min	Max	Min	Max	
Read Cycle Time	t _{RC}	25		70		ns
Address Access Time	t _{AA}		25		70	ns
Output Hold from Address Change	t _{OH}	0		5		ns
Chip Select Access Time	t _{ACS}		25		70	ns
Output Enable to Output Valid	t _{OE}		15		35	ns
Chip Select to Output in Low Z	t _{CLZ} ¹	3		5		ns
Output Enable to Output in Low Z	t _{OLZ} ¹	0		5		ns
Chip Disable to Output in High Z	t _{CHZ} ¹		12		25	ns
Output Disable to Output in High Z	t _{OHZ} ¹		12		25	ns

1. This parameter is guaranteed by design but not tested.


SRAM AC CHARACTERISTICS

(V_{CC} = 3.3V, T_A = -55°C to +125°C)

Parameter	Symbol	-35		-70		Unit
		Min	Max	Min	Max	
Write Cycle Time	t _{WC}	25		70		ns
Chip Select to End of Write	t _{CW}	20		60		ns
Address Valid to End of Write	t _{AW}	20		60		ns
Data Valid to End of Write	t _{DW}	15		30		ns
Write Pulse Width	t _{WP}	20		50		ns
Address Setup Time	t _{AS}	0		5		ns
Address Hold Time	t _{AH}	0		5		ns
Output Active from End of Write	t _{OW} ¹	3		5		ns
Write Enable to Output in High Z	t _{WHZ} ¹		15		25	ns
Data Hold from Write Time	t _{DH}	0		0		ns

1. This parameter is guaranteed by design but not tested.

FIG. 2
AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 2.5	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.




I_{OL} & I_{OH} programmable from 0 to 16mA.

Tester Impedance Z₀ = 75 Ω.

V_Z is typically the midpoint of V_{OH} and V_{OL}.

I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

**FIG. 3 SRAM
TIMING WAVEFORM - READ CYCLE****FIG. 4 SRAM
WRITE CYCLE - $\overline{SWE}$ CONTROLLED****FIG. 5 SRAM
WRITE CYCLE - $\overline{SCS}$ CONTROLLED**



FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{WE}$ CONTROLLED

($V_{CC} = 3.3V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol		<u>-70</u>		<u>-120</u>		Unit
			Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	70		120		ns
Chip Select Setup Time	t_{ELWL}	t_{CS}	0		0		ns
Write Enable Pulse Width	t_{WLWH}	t_{WP}	35		50		ns
Address Setup Time	t_{AVWL}	t_{AS}	0		0		ns
Data Setup Time	t_{DVWH}	t_{DS}	35		50		ns
Data Hold Time	t_{WHDX}	t_{DH}	0		0		ns
Address Hold Time	t_{WLAX}	t_{AH}	45		50		ns
Chip Select Hold Time	t_{WHEH}	t_{CH}	0		0		ns
Write Enable Pulse Width High	t_{WHWL}	t_{WPH}	30		30		ns
Duration of Byte Programming Operation (min)	t_{WHWH1}		14		14		μs
Sector Erase Time	t_{WHWH2}		2.2	60	2.2	60	sec
Read Recovery Time Before Write	t_{GHWL}		0		0		μs
V_{CC} Set-up Time		t_{VCS}	50		50		μs
Chip Programming Time				12.5		12.5	sec
Output Enable Setup Time		t_{OES}	0		0		ns
Output Enable Hold Time (1)		t_{OEH}	10		10		ns

1. For Toggle and Data Polling.

FLASH AC CHARACTERISTICS – READ ONLY OPERATIONS

($V_{CC} = 3.3V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol		<u>-70</u>		<u>-120</u>		Unit
			Min	Max	Min	Max	
Read Cycle Time	t_{AVAV}	t_{RC}	70		120		ns
Address Access Time	t_{AVQV}	t_{ACC}		70		120	ns
Chip Select Access Time	t_{ELQV}	t_{CE}		70		120	ns
$\overline{OE}$ to Output Valid	t_{GLQV}	t_{OE}		35		50	ns
Chip Select to Output High Z (1)	t_{EHQZ}	t_{DF}		25		30	ns
$\overline{OE}$ High to Output High Z (1)	t_{GHQZ}	t_{DF}		25		30	ns
Output Hold from Address, $\overline{CS}$ or $\overline{OE}$ Change, whichever is first	t_{AXQX}	t_{OH}	0		0		ns


1. Guaranteed by design, not tested.


**FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{\text{FCS}}$ CONTROLLED**
($V_{CC} = 3.3V$, $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$)

Parameter	Symbol		-70		-120		Unit
			Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	70		120		ns
$\overline{\text{FWE}}$ Setup Time	tWLEL	tWS	0		0		ns
$\overline{\text{FCS}}$ Pulse Width	tELEH	tCP	35		50		ns
Address Setup Time	tAVEL	tAS	0		0		ns
Data Setup Time	tDVEH	tDS	35		50		ns
Data Hold Time	tEHDX	tDH	0		0		ns
Address Hold Time	tELAX	tAH	45		50		ns
$\overline{\text{FWE}}$ Hold from $\overline{\text{FWE}}$ High	tEHWH	tWH	0		0		ns
$\overline{\text{FCS}}$ Pulse Width High	tEHEL	tCPH	30		30		ns
Duration of Programming Operation	tWHWH1		14		14		μs
Duration of Erase Operation	tWHWH2		2.2	60	2.2	60	sec
Read Recovery before Write	tGHEL		0		0		ns
Chip Programming Time				12.5		12.5	sec




FIG. 6
AC WAVEFORMS FOR FLASH MEMORY READ
OPERATIONS




**FIG. 7****WRITE/ERASE/PROGRAM OPERATION, FLASH MEMORY $\overline{\text{FWE}}$ CONTROLLED****NOTES:**


1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. $\overline{\text{D7}}$ is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

**FIG. 8****AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS FOR FLASH MEMORY****NOTES:**

1. SA is the sector address for Sector Erase.

**FIG. 10****WRITE/ERASE/PROGRAM OPERATION FOR FLASH MEMORY, $\overline{CS}$ CONTROLLED****NOTES:**

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.

**PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**ORDERING INFORMATION****W S F 128K16 X V - XH1X X X X****LEAD FINISH:**

Blank = Gold plated leads

A = Solder dip leads

DEVICE GRADE:

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H1= 1.075" sq. Ceramic Hex In-line Package, HIP (Package 400)

ACCESS TIME (ns)

27 = 25ns SRAM and 70ns FLASH

72 = 70ns SRAM and 120ns FLASH

3.3V Power Supply**IMPROVEMENT MARK****ORGANIZATION, 128K x 16****Flash PROM****SRAM****WHITE MICROELECTRONICS**