HI-RELIABILITY PRODUCT

# 128Kx32 EEPROM MODULE ADVANCED\*

# **FEATURES**

- Access Times of 150, 200, 250, 300ns
- Packaging:
  - 68 lead, Hermetic CQFP (G2T), 22.4mm (0.880") square,
     4.57mm (0.180") high (Package 509). Designed to fit JEDEC
     68 lead 0.990" CQFJ footprint (Fig. 1)
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- CMOS:
  - Radiation Tolerant with Epitaxial Layer Die
- Write Endurance 10,000 Cycles
- Data Retention Ten Years Minimum (at +25°C)
- Commercial, Industrial and Military Temperature Ranges
- Low Power CMOS

- Automatic Page Write Operation
- Page Write Cycle Time: 10ms Max
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight WE128K32-XG2TXE 8 grams typical
- \* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

#### FIG. 1 PIN CONFIGURATION FOR WE128K32-XG2TXE **TOP VIEW** PIN DESCRIPTION I/O<sub>0-31</sub> Data Inputs/Outputs A0 A1 A2 A3 CS3 CS3 WE1 A7 A7 A10 Address Inputs **A**0-16 WE<sub>1-4</sub> Write Enables 1/00 1 10 60 1/016 59 1/017 1/01 11 <del>CS</del>1-4 Chip Selects 1/02 12 58 1/018 I/O3 [ 13 57 1/019 OF Output Enable 1/04 14 56 1/020 I/O5 [ 15 55 I/O21 0.940" Vcc Power Supply 1/06 [ 16 54 1/022 **GND** Ground 1/07 [ 17 53 I/O23 The White 68 lead G2T COFP GND 18 52 GND RESET Reset fills the same fit and function as I/O8 [] 19 51 1/024 the JEDEC 68 lead CQFJ or 68 NC Not Connected I/O9 20 50 1/025 I/O10 [ 21 49 I/O<sub>26</sub> PLCC. But the G2T has the TCE I/O11 22 48 1/027 and lead inspection advantage 47 | I/O28 I/O12 1 23 **BLOCK DIAGRAM** of the CQFP form. I/O13 24 46 1/029 WE<sub>1</sub> CS<sub>1</sub> WE<sub>2</sub> CS<sub>2</sub> WE<sub>3</sub> CS<sub>3</sub> WF4 CS4 I/O14 🛚 25 45 I/O<sub>30</sub> I/O15 [ 26 44 I/O31 128K x 8 128K x 8 128K x 8 128K x 8 8 1/00-7 I/O8-15 I/O16-23 I/O24-31

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol		Unit
Operating Temperature	TA	-55 to +125	°C
Storage Temperature	Тѕтс	-65 to +150	°C
Signal Voltage Relative to GND	VG	-0.6 to +6.25	V
Voltage on OE and A9		-0.6 to +13.5	V

#### NOTE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	٧
Input High Voltage (1)	ViH	2.2	Vcc + 0.3	V
Input Low Voltage (2)	VIL	-0.5	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C
Operating Temp. (Ind.)	TA	-40	+85	°C

- 1. RESET VIH = Vcc -0.5V min, Vcc +1V max.
- 2.  $\overline{RESET}$  V<sub>IL</sub> = -1.0V for pulse width  $\leq$  50ns.

#### TRUTH TABLE

	cs	ŌE	WE	Mode	Data I/O
	Н	Χ	Х	Standby	High Z
	L	L	Н	Read	Data Out
	L	Н	L	Write	Data In
Ì	Χ	Н	Χ	Out Disable	High Z/Data Out
ı	Χ	Х	Н	Write	
	Х	L	Х	Inhibit	

#### **CAPACITANCE**

 $(TA = +25^{\circ}C)$ 

Parameter	Symbol Conditions		Max	Unit
OE capacitance	Сое	VIN = 0 V, f = 1.0 MHz	50	pF
WE <sub>1-4</sub> capacitance	Cwe	VIN = 0 V, f = 1.0 MHz	20	pF
CS <sub>1-4</sub> capacitance	Ccs	VIN = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	Cı/o	Vi/o = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	CAD	VIN = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

# **DC CHARACTERISTICS**

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current (1)	Iti	Vcc = 5.5, Vin = GND to Vcc		10	μА
Output Leakage Current	ILOx32	$\overline{CS}$ = ViH, $\overline{OE}$ = ViH, Vout = GND to Vcc		10	μА
Operating Supply Current x 32 Mode	ICCx32	$\overline{CS} = VIL, \overline{OE} = VIH, f = 5MHz$		250	mA
Standby Current	Isb	$\overline{\text{CS}} = \text{ViH}, \ \overline{\text{OE}} = \text{ViH}, \ f = 5\text{MHz}$		4.5	mA
Output Low Voltage	Vol	IoL = 2.1mA, Vcc = 4.5V		0.40	V
Output High Voltage	Vон	Iон = -400µA, Vcc = 4.5V	2.4		V

NOTE: DC test conditions: VIH = Vcc -0.3V, VIL = 0.3V

1. RESET ILI = 0.8mA max

# FIG. 2 AC TEST CIRCUIT Current Source $V_Z \approx 1.5V$ (Bipolar Supply) Current Source

# **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	٧

#### NOTES:

Vz is programmable from -2V to +7V. lot & lot programmable from 0 to 16mA. Tester Impedance  $Z_0 = 75 \Omega$ .

Vz is typically the midpoint of VoH and VoL.

lo. & lonare adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

# WRITE

A <u>write cycle</u> is <u>initiated</u> when  $\overline{OE}$  is high and a low pulse is on  $\overline{WE}$  or  $\overline{CS}$  with  $\overline{CS}$  or  $\overline{WE}$  low. The address is latched on the falling edge of  $\overline{CS}$  or  $\overline{WE}$  whichever occurs last. The data is latched by the rising edge of  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs first. A byte write operation will automatically continue to completion.

# WRITE CYCLE TIMING


Figures 3 and 4 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the  $\overline{\text{CS}}$  line low. Write enable consists of setting the  $\overline{\text{WE}}$  line low. The write cycle begins when the last of either  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  goes low.


The  $\overline{WE}$  line transition from high to low also initiates an internal 150  $\mu sec$  <u>delay</u> timer to permit page mode operation. Each subsequent  $\overline{WE}$  transition from high to low that occurs before the completion of the 150  $\mu sec$  time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

#### AC WRITE CHARACTERISTICS

 $(Vcc = 5.0V, Vss = 0V, Ta = -55^{\circ}C to +125^{\circ}C)$ 

Write Cycle Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Write Pulse Width (WE or CS)	twp	250		ns
Chip Select Set-up Time	tcs	0		ns
Address Hold Time	tан	150		ns
Data Hold Time	tон	10		ns
Chip Select Hold Time	tсн	0		ns
Data Set-up Time	tos	100		ns
Output Enable Set-up Time	toes	0		ns
Output Enable Hold Time	tоен	0		ns
Byte Load Cycle	tBL	1		μs
Reset High Time	tres	1		μs
Reset Protect Time	trp	100		μs






# READ

The WE128K32-XG2TXE stores data at the memory location determined by the address pins. When  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are  $\underline{\text{low}}$  and  $\overline{\text{WE}}$  is high, this data is present on the outputs. When  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are high, the outputs are in a high impedance state. This two line control prevents bus contention.

# **AC READ CHARACTERISTICS**

 $(VCC = 5.0V, VSS = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Read Cycle Parameter	Symbol	-15	50	-20	00	-2	50	-30	00	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	150		200		250		300		ns
Address Access Time	tacc		150		200		250		300	ns
Chip Select Access Time	tacs		150		200		250		300	ns
Output Hold from Add. Change, OE or CS	tон	0		0		0		0		ns
Output Enable to Output Valid	toe	10	75	10	75	10	85	10	85	ns
Chip Select or OE to High Z Output	tor		55		55		70		70	ns
RESET Low to Output Float	tofr		350		350		350		350	ns
RESET to Output Delay	trr		450		450		450		450	ns



# **DATA POLLING**


The WE128K32-XG2TXE offers a data polling feature which allows a faster method of writing to the device. Figure 6 shows the timing diagram for this function. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on D7 (for each chip.) Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

# **DATA POLLING CHARACTERISTICS**

(Vcc = 5.0V, Vss = 0V, Ta = -55°C to +125°C)

Parameter	Symbol	Min	Max	Unit
Data Hold Time	tон	10		ns
OE Hold Time	tоен	0		ns
OE To Output Valid	toe		55	ns





# PAGE WRITE OPERATION

The WE128K32-XG2TXE has a page write operation that allows one to 128 bytes of data to be written into the device and consecutively loads during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within  $30\mu s$  or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A6 at each write cycle. In this manner a page of up to 128 bytes can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 30µs time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.


#### PAGE WRITE CHARACTERISTICS

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

Page Mode Write Characteristics								
Parameter	Symbol	Min	Max	Unit				
Write Cycle Time, TYP = 6ms	twc		10	ms				
Address Set-up Time	tas	0		ns				
Address Hold Time	tah	150		ns				
Data Set-up Time	tos	100		ns				
Data Hold Time	tон	10		ns				
Write Pulse Width	twp	250		ns				
Byte Load Cycle Time (1)	tBLC		30	μs				
Byte Load Window (1)	tBL	100		μs				
Data Latch Time	tol	300		ns				
RESET Protect Time (1)	trp	100		μs				
RESET High Time (1)	tres	1		μs				

<sup>1.</sup> This parameter is guarenteed by design but not tested.


# FIG. 7 PAGE WRITE WAVEFORMS CS CONTROLLED(1)



#### NOTES

 tor and torr are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.


# FIG. 8 SOFTWARE DATA PROTECTION ENABLE ALGORITHM<sup>(1)</sup>



#### NOTES:

- Data Format: D7 D0 (Hex); Address Format: A16 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data may be loaded.

# FIG. 9 SOFTWARE DATA PROTECTION DISABLE ALGORITHM®



#### NOTES

- 1. Data Format: D7 D0 (Hex);
- Address Format: A16 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data may be loaded.

# SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the WE128K32-XG2TXE has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device, however, for the duration of twc. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 128K byte block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

# HARDWARF DATA PROTECTION

These features protect against inadvertent writes to the WE128K32-XG2TXE. These are included to improve reliability during normal operation:

a) Write inhibiting

Holding  $\overline{\text{OE}}$  low and either  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  high inhibits write cycles.

b) Noise filter

Pulses of <20ns (typ) on  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  will not initiate a write cycle.

c) Protection by RESET

