



16MB (4x512Kx72) SYNC BURST-PIPELINE, DUAL KEY DIMM

ADVANCED*

FEATURES

- 4x512Kx72 Synchronous, Synchronous Burst
- Pipeline Architecture; Dual Cycle Deselect
- Linear and Sequential Burst Support via MODE pin
- Clock Controlled Registered Module Enable ($\overline{\text{EM}}$)
- Clock Controlled Registered Bank Enables ($\overline{\text{E}}_1, \overline{\text{E}}_2, \overline{\text{E}}_3, \overline{\text{E}}_4$)
- Clock Controlled Byte Write Mode Enable (BWE)
- Clock Controlled Byte Write Enables ($\text{BW}_1 - \text{BW}_8$)
- Clock Controlled Registered Address
- Clock Controlled Registered Global Write ($\overline{\text{GW}}$)
- Asynchronous Output Enable ($\overline{\text{G}}$)
- Internally Self-Timed Write
- Individual Bank Sleep Mode Enables ($\text{ZZ}_1, \text{ZZ}_2, \text{ZZ}_3, \text{ZZ}_4$)
- Gold Lead Finish
- 3.3V $\pm$ 10% Operation
- Frequency(s): 200, 166, 150 and 133MHz
- Access Speed(s): t_{KHQV} = 3.0, 3.5, 3.7 and 4.0ns
- Common Data I/O
- High Capacitance (30pF) Drive, at Rated Access Speed
- Single Total Array Clock
- Multiple V_{cc} and G_{nd} for Improved Noise Immunity

DESCRIPTION


The WED2EG472512V is a Synchronous/Synchronous Burst SRAM, 84 position Dual Key; Double High DIMM (168 contacts) Module, organized as 4x512Kx72. The Module contains sixteen (16) Synchronous Burst RAM devices, packaged in the industry standard JEDEC 14mmx20mm TQFP placed on a Multilayer FR4 Substrate. The Module Architecture is defined as a Sync/SyncBurst, Pipeline, with support for either linear or sequential burst. This Module provides high performance, 3-1-1-1 accesses when used in Burst Mode.


Synchronous Only operations are performed via strapping $\overline{\text{ADSC}}$ Low, and $\overline{\text{ADSP/ADV}}$ High, which provides for Ultra Fast Accesses in Read Mode while providing for internally self-timed Early Writes.

Synchronous/Synchronous Burst operations are in relation to an externally supplied clock, Registered Address, Registered Global Write, Registered Enables as well as an Asynchronous Output Enable. This Module has been defined with full flexibility, which allows individual control of each of the eight bytes, as well as Quad Words in both Read and Write Operations.

* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

FIG. 1 PIN CONFIGURATION
PIN IDENTIFIER



**FIG. 2 FUNCTIONAL BLOCK DIAGRAM**



SYNC BURST – TRUTH TABLE

Operation	E ₁	E ₂	E ₃	E ₄	ADSP	ADSC	ADV	GW	G	CLK	DQ	Addr. Used
Deselected Cycle, Power Down; Bank 1	H	X			X	L	X	X	X	L-H	High-Z	None
Deselected Cycle, Power Down; Bank 2	X	H			X	L	X	X	X	L-H	High-Z	None
Read Cycle, Begin Burst; Bank 1	L	H			L	X	X	X	L	L-H	Q	External
Read Cycle, Begin Burst; Bank 1	L	H			L	X	X	X	H	L-H	High-Z	External
Read Cycle, Begin Burst; Bank 2	H	L			L	X	X	X	L	L-H	Q	External
Read Cycle, Begin Burst; Bank 2	H	L			L	X	X	X	H	L-H	High-Z	External
Write Cycle, Begin Burst; Bank 1	L	H			H	L	X	L	X	L-H	D	External
Write Cycle, Begin Burst; Bank 2	H	L			H	L	X	L	X	L-H	D	External
Read Cycle, Begin Burst; Bank 1	L	H			H	L	X	H	L	L-H	Q	External
Read Cycle, Begin Burst; Bank 1	L	H			H	L	X	H	H	L-H	High-Z	External
Read Cycle, Begin Burst; Bank 2	H	L			H	L	X	H	L	L-H	Q	External
Read Cycle, Begin Burst; Bank 2	H	L			H	L	X	H	H	L-H	High-Z	External
Read Cycle, Continue Burst; Bank 1	X	H			X	H	L	H	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 1	X	H			X	H	L	H	H	L-H	High-Z	Next
Read Cycle, Continue Burst; Bank 2	H	X			X	H	L	H	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 2	H	X			X	H	L	H	H	L-H	High-Z	Next
Read Cycle, Continue Burst; Bank 1	H	H			X	H	L	H	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 1	H	H			X	H	L	H	H	L-H	High-Z	Next
Read Cycle, Continue Burst; Bank 2	H	H			X	H	L	H	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 2	H	H			X	H	L	H	H	L-H	High-Z	Next
Write Cycle, Continue Burst; Bank 1	X	H			H	H	L	L	X	L-H	D	Next
Write Cycle, Continue Burst; Bank 1	H	H			X	H	L	L	X	L-H	D	Next
Write Cycle, Continue Burst; Bank 2	H	X			H	H	L	L	X	L-H	D	Next
Write Cycle, Continue Burst; Bank 2	H	H			X	H	L	L	X	L-H	D	Next
Read Cycle, Suspend Burst; Bank 1	X	H			H	H	H	H	L	L-H	Q	Current
Read Cycle, Suspend Burst; Bank 1	X	H			H	H	H	H	H	L-H	High-Z	Current
Read Cycle, Suspend Burst; Bank 2	H	X			H	H	H	H	L	L-H	Q	Current
Read Cycle, Suspend Burst; Bank 2	H	X			H	H	H	H	H	L-H	High-Z	Current
Read Cycle, Suspend Burst; Bank 1	H	H			X	H	H	H	L	L-H	Q	Current
Read Cycle, Suspend Burst; Bank 1	H	H			X	H	H	H	H	L-H	High-Z	Current
Read Cycle, Suspend Burst; Bank 2	H	H			X	H	H	H	L	L-H	Q	Current
Read Cycle, Suspend Burst; Bank 2	H	H			X	H	H	H	H	L-H	High-Z	Current
Write Cycle, Suspend Burst; Bank 1	X	H			H	H	H	L	X	L-H	D	Current
Write Cycle, Suspend Burst; Bank 1	H	H			X	H	H	L	X	L-H	D	Current
Write Cycle, Suspend Burst; Bank 2	H	X			H	H	H	L	X	L-H	D	Current
Write Cycle, Suspend Burst; Bank 2	H	H			X	H	H	L	X	L-H	D	Current

Note A: All truth Table Functions Repeat for Bank 3 ($\bar{E}_3$) and Bank 4 ($\bar{E}_4$).



ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Relative to V_{SS}	-0.3V to +4.6V
V_{in}	-0.3V to $V_{CC} + 0.5V$
Storage Temperature	-55°C to + 125°C
Operating Temperature (Commercial)	0°C to +70°C
Operating Temperature (Industrial)	-40°C to +85°C
Short Circuit Output Current	100mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	V_{CC}	3.3	3.3	3.6	V
Supply Voltage	V_{SS}	0	0	0	V
Input High	V_{IH}	2.0	3.0	$V_{CC} + 0.3$	V
Input Low	V_{IL}	-0.3	0	0.3	V
Input Leakage	I_{Li}	-2	1	2	μA
Output Leakage	I_{Lo}	-2	1	2	μA


SYNCHRONOUS ONLY – TRUTH TABLE

Operation	E_1	E_2	E_3	E_4	GW	G	ZZ	CLK	DQ
Synchronous Write - Bank 1	L	H	H	H	L	H	L	$\uparrow$	High-Z
Synchronous Read - Bank 1	L	H	H	H	H	L	L	$\uparrow$	
Synchronous Write - Bank 2	H	L	H	H	L	H	L	$\uparrow$	High-Z
Synchronous Read - Bank 2	H	L	H	H	H	L	L	$\uparrow$	
Synchronous Write - Bank 3	H	H	L	H	L	H	L	$\uparrow$	High-Z
Synchronous Read - Bank 3	H	H	L	H	H	L	L	$\uparrow$	
Synchronous Write - Bank 4	H	H	H	L	L	H	L	$\uparrow$	High-Z
Synchronous Read - Bank 4	H	H	H	L	H	L	L	$\uparrow$	
Snooze Mode	X	X	X	X	X	X	H	X	High-Z

DC ELECTRICAL CHARACTERISTICS READ CYCLE

Description	Sym	Typ	Max				Units
			5.0	6.0	6.5	7.0	
Power Supply Current	I_{CC1}	1.8	2.6	2.4	2.3	2.2	A
Power Supply Current Device Selected, No Operation	I_{CC}	875	1.8	1.8	1.3	1.3	A
Snooze Mode	I_{CCZZ}	270	350	350	350	350	mA
CMOS Standby	I_{CC3}	500	700	700	700	700	mA
Clock Running-Deselect	I_{CCK}	900	1.1	1.1	1.0	1.0	A

AC TEST LOAD



Output Test Equivalencies

AC TEST CONDITIONS

Input Pulse Levels	V_{SS} to 3.0V
Input and Output Timing Ref.	1.25V
Output Test Equivalencies	see figure at left


SYNC-BURST READ CYCLE PARAMETERS

Description	Sym	3.0ns		3.5ns		3.7ns		4.0ns		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Frequency	f _{MAX}		200		160		150		133	MHz
Clock Cycle Time	t _{CC}	5.0		6.0		6.5		7.0		ns
Clock High Time	t _{KH}	2		2.4		2.5		3		ns
Clock Low Time	t _{KL}	2		2.4		2.5		3		ns
Clock to Output Valid	t _{KQ}		3		3.5		3.7		4	ns
Clock to Output Invalid	t _{KQX}	1.25		1.25		1.25		1.25		ns
Clock to Output Low-Z	t _{KQLZ}	0		0		0		0		ns
Output Enable to Output Valid	t _{OEQ}	1.25	3	1.25	4	1.25	4	1.25	5	ns
Output Enable to Output Low-Z	t _{OELZ}	0		0		0		0		ns
Output Enable to Output High-Z	t _{OEHZ}		2.5		3.5		3.5		4	ns
Address Setup	t _S	1.5		1.5		1.8		2.0		ns
Bank Enable Setup	t _S	1.5		1.5		1.8		2.0		ns
Address Hold	t _H	0.5		0.5		0.5		0.5		ns
Bank Enable Hold	t _H	0.5		0.5		0.5		0.5		ns

SYNC-BURST WRITE CYCLE PARAMETERS

Description	Sym	3.0ns		3.5ns		3.7ns		4.0ns		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Frequency	f _{MAX}		200		166		150		133	MHz
Clock Cycle Time	t _{CC}	5.0		6.0		6.5		7.0		ns
Clock High Time	t _{KH}	2		2.4		2.7		3		ns
Clock Low Time	t _{KL}	2		2.4		2.7		3		ns
Address Setup	t _S	1.5		1.5		1.8		2.0		ns
Address Hold	t _H	0.5		0.5		0.5		0.5		ns
Bank Enable Setup	t _S	1.5		1.5		1.8		1.8		ns
Bank Enable Hold	t _H	0.5		0.5		0.5		0.5		ns
Global Write Enable Setup	t _S	1.5		1.5		1.8		2.0		ns
Global Write Enable Hold	t _H	0.5		0.5		0.5		0.5		ns
Data Setup	t _S	1.5		1.5		1.8		2.0		ns
Data Hold	t _H	0.5		0.5		0.5		0.5		ns




**FIG. 3 SYNC-BURST READ CYCLE**




FIG. 4 SYNC-BURST WRITE CYCLE



**FIG. 5 SYNC-BURST READ/WRITE CYCLE**



PACKAGE DIMENSIONS: 168 DUAL KEY DIMM



ALL DIMENSIONS ARE IN INCHES

ORDERING INFORMATION

Part Number	Configuration	Description	Voltage (V)	Frequency	Package
WED2EG472512V5D2	16MB (4 x 512K x 72)	Sync-Burst Pipeline	3.3	200MHz	168 Dual Key DIMM
WED2EG472512V6D2	16MB (4 x 512K x 72)	Sync-Burst Pipeline	3.3	166MHz	168 Dual Key DIMM
WED2EG472512V65D2	16MB (4 x 512K x 72)	Sync-Burst Pipeline	3.3	150MHz	168 Dual Key DIMM
WED2EG472512V7D2	16MB (4 x 512K x 72)	Sync-Burst Pipeline	3.3	133MHz	168 Dual Key DIMM