

512Kx36 Synchronous Pipeline Burst SRAM PRELIMINARY*

FEATURES

■ Fast clock speed: 200, 166, 150 & 133MHz

■ Fast access times: 2.5ns, 3.5ns, 3.8ns & 4.0ns

■ Fast OE access times: 2.5ns, 3.5ns, 3.8ns 4.0ns

 Available with 1.5ns setup and 0.5ns hold times or 1.0ns setup and hold times.

■ Single +3.3V power supply (VDD)

■ Seperate +3.3V or +2.5V isolated output buffer supply (VDDQ)

■ Snooze Mode for reduced-power standby

■ Single-cycle deselect

■ Common data inputs and data outputs

■ Individual Byte Write control and Globa Write

 Clock-controlled and registered addresses, data I/Os and control signals

■ Burst control (interleaved or linear burst)

■ Packaging:

· 119-bump BGA package

Low capacitive bus loading

■ Available in either single CE or three CE configuration

■ IEEE 1149.1 JTAG Compatible Boundary Scan (available on single CE version only)

DESCRIPTION


The WEDC SyncBurst - SRAM family employs high-speed, lowpower CMOS designs that are fabricated using an advanced CMOS process. WEDC's 16Mb SyncBurst SRAMs integrate two 512K x 18 SRAMs into a single BGA package to provide 512K x 36 configuration. All synchronous inputs pass through registers controlled by a positive - edge-triggered single-clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable (\overline{CE}), burst control inputs (\overline{ADSC} , \overline{ADSP} , \overline{ADV}), byte write enables (\overline{BW} 0-3) and global write (\overline{GW}). Asynchronous inputs include the output enable (\overline{OE}), clock (CLK) and snooze enable (ZZ). There is also a burst mode input (MODE) that selects between interleaved and linear burst modes. Write Cycles can be from one to four bytes wide, as controlled by the write control inputs. Burst operation can be initiated with either address status processor (ADSP) or address status controller (ADSC) inputs. Subsequent burst addresses can be internally generated as controlled by the burst advance input (ADV).

* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

FIG. 1 PIN CONFIGURATION (TOP VIEW)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|------|------|------|------|-----|------|----------------------|
| Α | VDDQ | SA | SA | ADSP | SA | SA | VDDQ |
| В | NC | SA | SA | ADSC | SA | SA | NC |
| С | NC | SA | SA | VDD | SA | SA | NC/CE ₂ * |
| D | DQc | DQPc | Vss | NC | Vss | DQPb | DQb |
| Е | DQc | DQc | Vss | CE | Vss | DQb | DQb |
| F | VDDQ | DQc | Vss | Œ | Vss | DQb | VDDQ |
| G | DQc | DQc | BWc | ADV | BWb | DQb | DQb |
| Н | DQc | DQc | Vss | GW | Vss | DQb | DQb |
| J | VDDQ | VDD | NC | VDD | NC | VDD | VDDQ |
| K | DQd | DQd | Vss | CLK | Vss | DQa | DQa |
| L | DQd | DQd | BWd | NC | BWa | DQa | DQa |
| M | VDDQ | DQd | Vss | BWE | Vss | DQa | VDDQ |
| N | DQd | DQd | Vss | SA1 | Vss | DQa | DQa |
| Р | DQd | DQPd | Vss | SA0 | Vss | DQPa | DQa |
| R | NC | SA | MODE | VDD | NC | SA | NC/CE2* |
| T | NC | NC | SA | SA | SA | NC | ZZ |
| U | VDDQ | TMD | TDI | TCK | TDO | NC | VDDQ |

^{*} Enable on pins C7 and R7 are options for the three CE density only.





PIN DESCRIPTION

| x36 | Symbol | Туре | Description |
|---|------------------------------|------------------|---|
| CLK | Input | Pulse | The system clock input. All of the SSRAM inputs are sampled on the rising edge of the clock. |
| 4P 4N 2A, 2C , 2R, 2B 3A , 3B, 3C , 3T 4T, 5A , 5B, 5C, 5T, 6A, 6B, 6C, 6R | SA0 SA1 SA | Input | Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. |
| 5L 5G 3G | BWa BWb BWc | Input | Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. |
| 3L | BWd | | BWa controls DQa's and DQPa; BWb controls DQb's and DQPb; BWc controls DQc's and DQPc; BWd controls DQd's and DQPd. |
| 4M | BWE | Input | Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. |
| 4H | GW | Input | Global Write: This active LOW input allows a full 36- bit WRITE to occur independent of the BWE and BWx lines and must meet the setup and hold times around the rising edge of CLK. |
| 4K | CLK | Input | Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge. |
| 4E | CE | Input | Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP. CE is sampled only when a new external address is loaded. |
| 7T | ZZ | Input | Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored. |
| 4F | ŌĒ | Input | Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. |
| 4G | ĀDV | Input | Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on ADV effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV must be HIGH at the rising edge of the first clock after an ADSP cycle is initiated. |
| 4A | ADSP | Input | Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC, but dependent upon CE, CE2 and CE2. ADSP is ignored if CE is HIGH. Powerdown state is entered if CE2 is LOW or CE2 is HIGH. |
| 4B | ADSC | Input | Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if $\overline{\text{CE}}$ is LOW. $\overline{\text{ADSC}}$ is also used to place the chip into power-down state when $\overline{\text{CE}}$ is HIGH. |
| 3R | MODE | Input | Mode: This input selects the burst sequence. A LOW on MODE selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating. |
| (a) 6K, 6L, 6M, 6N, 7K, 7L, 7N, 7P (b) 6E, 6F, 6G, 6H, 7D, 7E, 7G, 7H (c) 1D, 1E, 1G, 1H 2E, 2F, 2G, 2H | DQa DQb DQc | Input/ Output | SRAM Data I/Os: Byte "a" is DQa's; Byte "b" is DQb's; Byte "c" is DQc's; Byte "d" is DQd's. Input data must meet setup and hold times around rising edge of CLK. |
| (d) 1K, 1L, 1N, 1P, 2K, 2L, 2M, 2N | DQd | | |
| 6P 6D 2D 2P | DQPa DQPb DQPc DQPd | Input/ Output | Byte "a" Parity is DQPa; Byte "b" Parity is DQPb; Byte "c" Parity is DQPc; Byte "d" Parity is DQPd. |
| 2J, 4C, 4J, 4R, 5R, 6J | VDD | Supply | Power Supply: See DC Electrical Characteristics and Operating Conditions for range. |
| 1A, 1F, 1J, 1M 1U 7A, 7F, 7J, 7M, 7U | VDDQ | Supply | Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range. |
| 3D, 3E, 3F, 3H, 3K, 3M, 3N, 3P, 5D, 5E, 5F, 5H, 5K, 5M, 5N, 5P | Vss | Supply | Ground: GND. |
| 2U | TMS | Input | Scan Test Mode Select |
| 3U | TDI | Input | Scan Test Data In |
| 4U | TDO | Output | Scan Test Data Out |
| 5U | TCK | Input | Scan Test Clock |



INTERLEAVED BURST TABLE (MODE = NC OR HIGH)

| First Address External | Second Address Internal | Third Address Internal | Fourth Address Internal |
|---------------------------|----------------------------|---------------------------|----------------------------|
| XX00 | XX01 | XX10 | XX11 |
| XX01 | XX00 | XX11 | XX10 |
| XX10 | XX11 | XX00 | XX01 |
| XX11 | XX10 | XX01 | XX00 |

INTERLEAVED BURST TABLE (MODE = LOW)

| First Address External | Second Address Internal | Third Address Internal | Fourth Address Internal |
|---------------------------|----------------------------|---------------------------|----------------------------|
| XX00 | XX01 | XX10 | XX11 |
| XX01 | XX10 | XX11 | XX00 |
| XX10 | XX11 | XX00 | XX01 |
| XX11 | XX00 | XX01 | XX10 |

TRUTH TABLE

| Function | Address Used | CE | Œ2 | CE ₂ | ZZ | ADSP | ADSC | ADV | WRITE | ŌĒ | CLK | DQ |
|-----------------------------|-----------------|----|----|-----------------|----|------|------|-----|-------|----|-----|--------|
| Deselected Cycle,Power-Down | None | Н | Х | Х | L | Х | L | Х | Х | Х | L-H | High-Z |
| Deselected Cycle,Power-Down | None | L | Х | L | L | L | Х | Х | Х | Х | L-H | High-Z |
| Deselected Cycle,Power-Down | None | L | Н | Х | L | L | Х | Х | Х | Х | L-H | High-Z |
| Deselected Cycle,Power-Down | None | L | Х | L | L | Н | L | Х | Х | Х | L-H | High-Z |
| Deselected Cycle,Power-Down | None | L | Н | Х | L | Н | L | Х | Х | Х | L-H | High-Z |
| SNOOZE MODE,Power-Down | None | Х | Х | Х | Н | Х | Х | Х | Х | Х | Х | High-Z |
| READ Cycle, Begin Burst | External | L | L | Н | L | L | Х | Х | Х | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | Н | L | L | Х | Х | Х | Н | L-H | High-Z |
| WRITE Cycle Begin Burst | External | L | L | Н | L | Н | L | Х | L | Х | L-H | D |
| READ Cycle Begin Burst | External | L | L | Н | L | Н | L | Х | Н | L | L-H | Q |
| READ Cycle Begin Burst | External | L | L | Н | L | Н | L | Х | Н | Н | L-H | High-Z |
| READ Cycle, Continue Burst | Next | Х | Х | Х | L | Н | Н | L | Н | L | L-H | Q |
| READ Cycle, Continue Burst | Next | Х | Х | Х | L | Н | Н | L | Н | Н | L-H | High-Z |
| READ Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | Н | L | L-H | Q |
| READ Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | Н | Н | L-H | High-Z |
| WRITE Cycle, Continue Burst | Next | Х | Х | Х | L | Н | Н | L | L | Х | L-H | D |
| WRITE Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | L | Х | L-H | D |
| READ Cycle, Suspend Burst | Current | Х | Х | Х | L | Н | Н | Н | Н | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | Х | Х | Х | L | Н | Н | Н | Н | Н | L-H | High-Z |
| READ Cycle, Suspend Burst | Current | Н | Х | Х | L | Х | Н | Н | Н | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | Н | Х | Х | L | Х | Н | Н | Н | Н | L-H | High-Z |
| WRITE Cycle, Suspend Burst | Current | Х | Х | Х | L | Н | Н | Н | L | Х | L-H | D |
| WRITE Cycle, Suspend Burst | Current | Н | Х | Х | L | Х | Н | Н | L | Х | L-H | D |

- 1. X means "Don't Care." means active LOW. H means logic HIGH. L means logic LOW.
- 2. For WRITE, L means any one or more byte write enable signals (BWa, BWb, BWc or BWd) and BWE are LOW or GW is LOW. WRITE = H for all BWx, BWE, GW HIGH.
- 3. BWa enables WRITEs to DQa's and DQPa. BWb enables WRITEs to DQb's and DQPb. BWc enables WRITEs to DQc's and DQPc. BWd enables WRITEs to DQd's and DQPd.
- 4. All inputs except $\overline{\text{OE}}$ and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 5. Wait states are inserted by suspending burst.
- 6. For a WRITE operation following a READ operation, OE must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
- 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 8. ADSP LOW always initiates an internal READ at the L-H edge of CLK A WRITE is performed by setting one or more byte write enable signals and BWE LOW or GW LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.



PARTIAL TRUTH TABLE - WRITE COMMANDS

| Function | GW | BWE | BWa | BWb | BWc | BWd |
|-----------------|----|-----|-----|-----|-----|-----|
| Read | Н | Н | Х | Х | Х | Х |
| Read | Н | L | Н | Н | Н | Н |
| Write Byte "a" | Н | L | L | Н | Н | Н |
| Write All Bytes | Н | L | L | L | L | L |
| Write All Bytes | L | Х | Х | Х | Х | Х |

NOTE: Using BWE and BWa through BWd, any one or more bytes may be written.

ABSOLUTE MAXIMUM RATINGS*

| Voltage on VDD Supply relative to Vss | -0.5V to +4.6V |
|--|---------------------|
| Voltage on VDDQ Supply relative to Vss | -0.5V to +4.6V |
| VIN (DQx) | -0.5V to VDDQ +0.5V |
| VIN (Inputs) | -0.5V to VDD +0.5V |
| Storage Temperature (BGA) | +55°C to +125°C |
| Short Circuit Output Current | 100 mA |

"Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS

| Description | Symbol | Conditions | Min | Max | Units | Notes |
|-------------------------------|--------|------------------------------------|-------|----------|-------|-------|
| Input High (Logic 1)Voltage | ViH | | 2.0 | VDD +0.3 | V | 1 |
| Input Low (Logic 0) Voltage | VIL | | -0.3 | 0.8 | V | 1 |
| Input Leakage Current | Lu | 0V ≤ VIN ≤ VDD | -1.0 | 1.0 | mA | 2 |
| Ouptut Leakage Current | ILO | Output(s) disabled, OV ≤ VIN ≤ VDD | -1.0 | 1.0 | mA | |
| Output High Voltage | Vон | Iон = -4.0mA | 2.4 | _ | V | 1 |
| Output Low Voltage | Vol | IoL = 8.0mA | _ | 0.4 | V | 1 |
| Supply Voltage | VDD | | 3.135 | 3.6 | V | 1 |
| Isolated Output Buffer Supply | VDDQ | | 3.134 | 3.6 | V | |

NOTES:

- 1. All voltages referenced to Vss (GND).
- 2. MODE has an internal pull-up, and input leakage = ±10liA.

DC CHARACTERISTICS

| Description | Symbol | Conditions | Тур | 200* MHz | 166 MHz | 150 MHz | 133 MHz | Units | Notes |
|------------------------------------|--------|---|-----|-------------|------------|------------|------------|-------|-------|
| Power Supply Current: Operating | IDD | Device selected; All inputs \leq V _{IL} or 3 V _{IH} ; Cycle time 3 tkc MIN; V _{DD} = MAX; Outputs open | | TBD | 700 | 620 | 560 | mA | 1,2,3 |
| CMOS Standby | ISB2 | Device deselected; V _{DD} = MAX; All inputs ≤ Vss + 0.2 or V _{DD} - 0.2; All inputs static; CLK frequency = 0 | 10 | 20 | 20 | 20 | 20 | mA | 2,3 |
| TTL Standby | ISB3 | Device deselected; V _{DD} = MAX; All inputs ≤ V _{IL} or V _{IH} ; All inputs static; CLD frequency = 0 | 20 | 40 | 40 | 40 | 40 | mA | 2,3 |
| Clock Running | ISB4 | Device deselected; V _{DD} = MAX; All inputs ≤ Vss + 0.2 or V _{DD} -0.2; Cycle time 3 tkc MIN | 80 | TBD | 180 | 160 | 140 | mA | 2,3 |

^{*} Advanced Information

NOTES:

- 1. IDD is specified with no output current and increases with faster cycle times. IDD increases with faster cycle times and greater output loading.
- 2. "Device deselected" means device is in power-down mode as defined in the truth table. "Device selected" means device is active (not in power-down mode).
- 3. Typical values are measured at 3.3V, 250°C and 10ns cycle time.

BGA CAPACITANCE

| Description | Conditions | Symbol | Тур | Max | Units | Notes |
|-------------------------------|---------------------|--------|-----|-----|-------|-------|
| Control Input Capacitance | Ta = 25°C; f = 1MHz | Сі | 3 | 4 | pF | 1 |
| Input/Output Capacitance (DQ) | Ta = 25°C; f = 1MHz | Со | 4 | 5 | pF | 1 |
| Address Capacitance | Ta = 25°C; f = 1MHz | CA | 3 | 5 | pF | 1 |
| Clock Capacitance | Ta = 25°C; f = 1MHz | Сск | 2.5 | 4 | pF | 1 |

NOTES:


1. This parameter is sampled.



AC CHARACTERISTICS (WED2DL36513V)

| | Symbol | 200 | <u>MHz</u> | 166 | MHz | <u>150MHz</u> | | <u>133MHz</u> | | | |
|--|--------|-----|------------|------|-----|---------------|-----|---------------|-----|-------|--|
| Parameter | | Min | Max | Min | Max | Min | Max | Min | Max | Units | |
| Clock | | | | | | | | | | | |
| Clock Cycle Time | tĸc | 5.0 | | 6.0 | | 6.6 | | 7.5 | | ns | |
| Clock Frequency | tkf | | 200 | | 166 | | 150 | | 133 | MHz | |
| Clock HIGH Time | tкн | 2.0 | | 2.4 | | 2.6 | | 2.6 | | ns | |
| Clock LOW Time | tkl | 2.0 | | 2.4 | | 2.6 | | 2.6 | | ns | |
| Output Times | | | | | | | | | | | |
| Clock to output valid | tκo | | 2.5 | | 3.5 | | 3.8 | | 4.0 | ns | |
| Clock to output invalid (2) | tkax | 1.5 | | 1.25 | | 1.25 | | 1.5 | | ns | |
| Clock to output on Low-Z (2,3,4) | tkqlz | 0 | | 0 | | 0 | | 0 | | ns | |
| Clock to output in High-Z (2,3,4) | tконz | | 3.0 | | 3.5 | | 3.8 | | 4.0 | ns | |
| OE to output valid (5) | toeq | | 2.5 | | 3.5 | | 3.8 | | 4.0 | ns | |
| OE to output in Low-Z (2,3,4) | toelz | 0 | | 0 | | 0 | | 0 | | ns | |
| OE to output in High Z (2,3,4) | toehz | | 2.5 | | 3.5 | | 3.8 | | 4.0 | ns | |
| Setup Times | | | | | | | | | | | |
| Address (6,7) | tas | 1.5 | | 1.5 | | 1.5 | | 1.5 | | ns | |
| Address status (ADSC, ADSP) (6,7) | tadss | 1.5 | | 1.5 | | 1.5 | | 1.5 | | ns | |
| Address advance (ADV) (6,7) | taas | 1.5 | | 1.5 | | 1.5 | | 1.5 | | ns | |
| Write signals (\overline{BWa} - \overline{BWd} , \overline{BWE} , \overline{GW}) (6,7) | tws | 1.5 | | 1.5 | | 1.5 | | 1.5 | | ns | |
| Data-in (6,7) | tos | 1.5 | | 1.5 | | 1.5 | | 1.5 | | ns | |
| Chip enables (CE, CE2, CE2) (6,7) | tces | 1.5 | | 1.5 | | 1.5 | | 1.5 | | ns | |
| Hold Times | | | | | | | | | | | |
| Address (6,7) | tан | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns | |
| Address status (ADSC, ADSP) (6,7) | tadsh | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns | |
| Address advance (ADV) (6,7) | taah | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns | |
| Write Signals (BWa-BWd, BWE, GW) (6,7) | twн | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns | |
| Data-in (6,7) | tон | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns | |
| Chip Enables (CE, CE2, CE2) (6,7) | tсен | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns | |

- 1. Test conditions as specified with the output loading as shown in Figure 1 for 3.3V 1/0 and Figure 3 for 2.5V 1/0 unless otherwise noted.
- $2. This parameter is measured with output load as shown in Figure 2 for <math>3.3V\ 1/0 \ and \ Figure 4 for 2.5V\ 1/0.$
- 3. This parameter is sampled.
- 4. Transition is measured ±500mV from steady state voltage.
- 5. $\overline{\text{OE}}$ is a "Don't Care" when a byte write enable is sampled LOW.
- 6. A WRITE cycle is defined by at least one byte write enable LOW and ADSP HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and ADSC or ADV LOW or ADSP LOW for the required setup and hold times.
- 7. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP or ADSC is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either ADSP or ADSC is LOW to remain enabled.





AC CHARACTERISTICS (WED2DL36513AV)

| | Symbol | 200 | MHz | 166 | MHz | <u>150</u> | MHz | 133 | MHz | |
|--|--------|------|-----|------|-----|------------|-----|-----|-----|-------|
| Parameter | | Min | Max | Min | Max | Min | Max | Min | Max | Units |
| Clock | | | | | | | | | | |
| Clock Cycle Time | tĸc | 5.0 | | 6.0 | | 6.6 | | 7.5 | | ns |
| Clock Frequency | tkf | | 200 | | 166 | | 150 | | 133 | MHz |
| Clock HIGH Time | tкн | 2.0 | | 2.4 | | 2.6 | | 2.6 | | ns |
| Clock LOW Time | tkl | 2.0 | | 2.4 | | 2.6 | | 2.6 | | ns |
| Output Times | | | | | | | | | | |
| Clock to output valid | tκα | | 2.5 | | 3.5 | | 3.8 | | 4.0 | ns |
| Clock to output invalid (2) | tĸax | 1.25 | | 1.25 | | 1.25 | | 1.5 | | ns |
| Clock to output on Low-Z (2,3,4) | tkqlz | 0 | | 0 | | 0 | | 0 | | ns |
| Clock to output in High-Z (2,3,4) | tkohz | | 3.0 | | 3.5 | | 3.8 | | 4.0 | ns |
| OE to output valid (5) | toeq | | 2.5 | | 3.5 | | 3.8 | | 4.0 | ns |
| OE to output in Low-Z (2,3,4) | toelz | 0 | | 0 | | 0 | | 0 | | ns |
| OE to output in High Z (2,3,4) | toehz | | 2.5 | | 3.5 | | 3.8 | | 4.0 | ns |
| Setup Times | | | | | | | | | | |
| Address (6,7) | tas | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Address status (ADSC, ADSP) (6,7) | tadss | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Address advance (ADV) (6,7) | taas | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Write signals (BWa-BWd, BWE, GW) (6,7) | tws | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Data-in (6,7) | tos | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Chip enables (CE, CE2, CE2) (6,7) | tces | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Hold Times | | | | | | | | | | |
| Address (6,7) | tан | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Address status (ADSC, ADSP) (6,7) | tadsh | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Address advance (ADV) (6,7) | taah | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Write Signals (BWa-BWd, BWE, GW) (6,7) | twн | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Data-in (6,7) | tон | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| Chip Enables (CE, CE2, CE2) (6,7) | tсен | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |

- 1. Test conditions as specified with the output loading as shown in Figure 1 for 3.3V 1/0 and Figure 3 for 2.5V 1/0 unless otherwise noted.
- 2. This parameter is measured with output load as shown in Figure 2 for 3.3V 1/0 and Figure 4 for 2.5V 1/0.
- $3.\, This\ parameter\ is\ sampled.$
- 4. Transition is measured ±500mV from steady state voltage.
- 5. OE is a "Don't Care" when a byte write enable is sampled LOW.
- 6. A WRITE cycle is defined by at least one byte write enable LOW and ADSP HIGH for the required setup and hold times. A READ cycle Is defined by all byte write enables HIGH and ADSC or ADV LOW or ADSP LOW for the required setup and hold times.
- 7. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP or ADSC is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either ADSP or ADSC is LOW to remain enabled.




SNOOZE MODE


SNOOZE MODE is a low-current, "power-down " mode In which the device is deselected and current is reduced to ISB2Z. The duration of SNOOZE MODE is dictated by the length of time ZZ is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter

SNOOZE MODE. When ZZ becomes a logic HIGH, ISB2Z is guaranteed after the setup time tzz is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is notguaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.


SNOOZE MODE

| Description | Conditions | Symbol | Min | Max | Units | Notes |
|------------------------------------|------------|-------------------|--------|--------|-------|-------|
| Current during SNOOZE MODE | ZZ ≥ VIH | I _{SB2Z} | | 10 | mA | |
| ZZ active to input ignored | | tzz | | 2(tkc) | ns | 1 |
| ZZ inactive to input sampled | | trzz | 2(tkc) | | ns | 1 |
| ZZ active to snooze current | | tzzı | | 2(tkc) | ns | 1 |
| ZZ inactive to exit snooze current | | trzzi | | | ns | 1 |







- 1. Q (A2) refers to output from address A2. Q (A2+1) refers to output from the next internal burst address following A2.
- 2. $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}_2$ is LOW and $\overline{\text{CE}}_2$ is HIGH. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_2$ is LOW.
- 3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE does not cause Q to be driven until after the following clock rising edge.
- 4. Outputs are disabled within one clock cycle after deselect.



- 1. D (A2) refers to output from address A2. D (A2+1) refers to output from the next internal burst address following A2.
- 2. $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_2$ have timing identical to $\overline{\text{CE}}$. On this diagram, when $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_2$ is LOW and $\overline{\text{CE}}_2$ is HIGH. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_2$ is LOW.
- 3. OE must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contentin for the time period prior to the byte write enable inputs being sampled.
- 4. ADV must be HIGH to permit a WRITE to the load address.
- 5. Full-width WRITE can be initiated by $\overline{\text{GW}}$ LOW, or $\overline{\text{GW}}$ HIGH and $\overline{\text{BWE}}$, $\overline{\text{BWa}}$, $\overline{\text{BWd}}$ LOW. Timing is shown assuming that the device was not enabled before entering into its sequence. $\overline{\text{OE}}$ does not cause Q to be driven until after the following clock rising edge.



- 1. Q (A4) refers to output from address A4. Q (A4+1) refers to output from the next internal burst address following A4.
- 2. $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}_2$ is LOW and $\overline{\text{CE}}_2$ is HIGH. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_2$ is LOW.
- 3. The data bus Q remains in High-Z following a WRITE cycle unless ADSP, ADSC or ADV cycle is performed.
- 4. GW is HIGH.
- 5. Back-to-back READs may be controlled by either ADSP or ADSC.





ORDERING INFORMATION

| 512Kx36, Single CE Part Number | Config. | tкo (ns) | Clock (MHz) | Package No. | |
|---|---------|-------------|----------------|----------------|--|
| Commercial Temp Range (0°C to 70°C) | | | | | |
| WED2DL36513V25BC | 512Kx36 | 2.5 | 200 | 435 | |
| WED2DL36513V35BC | 512Kx36 | 3.5 | 166 | 435 | |
| WED2DL36513V38BC | 512Kx36 | 3.8 | 150 | 435 | |
| WED2DL36513V40BC | 512Kx36 | 4.0 | 133 | 435 | |
| Industrial Temp Range (-40°C to +85°C)* | | | | | |
| WED2DL36513V38BI | 512Kx36 | 3.8 | 150 | 435 | |
| WED2DL36513V40BI | 512Kx36 | 4.0 | 133 | 435 | |

^{*} Advanced Information

| 512Kx36, Single CE | | | | | |
|---|--------------|-------------|----------------|----------------|--|
| Part Number | Config. | tко (ns) | Clock (MHz) | Package No. | |
| Commercial Temp Range | (0°C to 70°C |) | | | |
| WED2DL36513AV25BC | 512Kx36 | 2.5 | 200 | 435 | |
| WED2DL36513AV35BC | 512Kx36 | 3.5 | 166 | 435 | |
| WED2DL36513AV38BC | 512Kx36 | 3.8 | 150 | 435 | |
| WED2DL36513AV40BC | 512Kx36 | 4.0 | 133 | 435 | |
| Industrial Temp Range (-40°C to +85°C)* | | | | | |
| WED2DL36513AV38BI | 512Kx36 | 3.8 | 150 | 435 | |
| WED2DL36513AV40BI | 512Kx36 | 4.0 | 133 | 435 | |

^{*} Advanced Information

| 512Kx36, Three CE | | | | | |
|--|---------|-------------|----------------|----------------|--|
| Part Number | Config. | tкo (ns) | Clock (MHz) | Package No. | |
| Commercial Temp Range (0°C to 70°C) | | | | | |
| WED2DL36514V25BC | 512Kx36 | 2.5 | 200 | 435 | |
| WED2DL36514V35BC | 512Kx36 | 3.5 | 166 | 435 | |
| WED2DL36514V38BC | 512Kx36 | 3.8 | 150 | 435 | |
| WED2DL36514V40BC | 512Kx36 | 4.0 | 133 | 435 | |
| Industrial Temp Range (-40°C to +85°C) | | | | | |
| WED2DL36514V38BI | 512Kx36 | 3.8 | 150 | 435 | |
| WED2DL36514V40BI | 512Kx36 | 4.0 | 133 | 435 | |

^{*} Advanced Information

| 512Kx36, Three CE Part Number | Config. | tко (ns) | Clock (MHz) | Package No. | | |
|--|-------------------------------------|-------------|----------------|----------------|--|--|
| Commercial Temp Range | Commercial Temp Range (0°C to 70°C) | | | | | |
| WED2DL36514AV25BC | 512Kx36 | 2.5 | 200 | 435 | | |
| WED2DL36514AV35BC | 512Kx36 | 3.5 | 166 | 435 | | |
| WED2DL36514AV38BC | 512Kx36 | 3.8 | 150 | 435 | | |
| WED2DL36514AV40BC | 512Kx36 | 4.0 | 133 | 435 | | |
| Industrial Temp Range (-40°C to +85°C) | | | | | | |
| WED2DL36514AV38BI | 512Kx36 | 3.8 | 150 | 435 | | |
| WED2DL36514AV40BI | 512Kx36 | 4.0 | 133 | 435 | | |

^{*} Advanced Information