



# 512Kx36 Synchronous Pipeline Burst SRAM PRELIMINARY\*

## FEATURES

- Fast clock speed: 200, 166, 150 & 133MHz
- Fast access times: 2.5ns, 3.5ns, 3.8ns & 4.0ns
- Fast  $\overline{OE}$  access times: 2.5ns, 3.5ns, 3.8ns 4.0ns
- Available with 1.5ns setup and 0.5ns hold times or 1.0ns setup and hold times.
- Single +3.3V power supply ( $V_{DD}$ )
- Separate +3.3V or +2.5V isolated output buffer supply ( $V_{DDQ}$ )
- Snooze Mode for reduced-power standby
- Single-cycle deselect
- Common data inputs and data outputs
- Individual Byte Write control and Global Write
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
  - 119-bump BGA package
- Low capacitive bus loading
- Available in either single  $\overline{CE}$  or three CE configuration
- IEEE 1149.1 JTAG Compatible Boundary Scan (available on single  $\overline{CE}$  version only)

## DESCRIPTION

The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 16Mb SyncBurst SRAMs integrate two 512K x 18 SRAMs into a single BGA package to provide 512K x 36 configuration. All synchronous inputs pass through registers controlled by a positive - edge-triggered single-clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable ( $\overline{CE}$ ), burst control inputs (ADSC, ADSP, ADV), byte write enables (BW0-3) and global write ( $\overline{GW}$ ). Asynchronous inputs include the output enable ( $\overline{OE}$ ), clock (CLK) and snooze enable (ZZ). There is also a burst mode input (MODE) that selects between interleaved and linear burst modes. Write Cycles can be from one to four bytes wide, as controlled by the write control inputs. Burst operation can be initiated with either address status processor (ADSP) or address status controller (ADSC) inputs. Subsequent burst addresses can be internally generated as controlled by the burst advance input (ADV).


\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

**FIG. 1 PIN CONFIGURATION**  
(TOP VIEW)

	1	2	3	4	5	6	7
<b>A</b>	$V_{DDQ}$	SA	SA	$\overline{ADSP}$	SA	SA	$V_{DDQ}$
<b>B</b>	NC	SA	SA	$\overline{ADSC}$	SA	SA	NC
<b>C</b>	NC	SA	SA	$V_{DD}$	SA	SA	NC/ $\overline{CE}_2^*$
<b>D</b>	DQc	DQPc	Vss	NC	Vss	DQPb	DQb
<b>E</b>	DQc	DQc	Vss	$\overline{CE}$	Vss	DQb	DQb
<b>F</b>	$V_{DDQ}$	DQc	Vss	$\overline{OE}$	Vss	DQb	$V_{DDQ}$
<b>G</b>	DQc	DQc	$\overline{BW}_c$	ADV	$\overline{BW}_b$	DQb	DQb
<b>H</b>	DQc	DQc	Vss	$\overline{GW}$	Vss	DQb	DQb
<b>J</b>	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
<b>K</b>	DQd	DQd	Vss	CLK	Vss	DQa	DQa
<b>L</b>	DQd	DQd	$\overline{BW}_d$	NC	$\overline{BW}_a$	DQa	DQa
<b>M</b>	$V_{DDQ}$	DQd	Vss	$\overline{BWE}$	Vss	DQa	$V_{DDQ}$
<b>N</b>	DQd	DQd	Vss	SA1	Vss	DQa	DQa
<b>P</b>	DQd	DQPd	Vss	SA0	Vss	DQPd	DQa
<b>R</b>	NC	SA	MODE	$V_{DD}$	NC	SA	NC/ $\overline{CE}_2^*$
<b>T</b>	NC	NC	SA	SA	SA	NC	ZZ
<b>U</b>	$V_{DDQ}$	TMD	TDI	TCK	TDO	NC	$V_{DDQ}$

\* Enable on pins C7 and R7 are options for the three CE density only.

**BLOCK DIAGRAM**





**PIN DESCRIPTION**

x36	Symbol	Type	Description
CLK	Input	Pulse	The system clock input. All of the SSRAM inputs are sampled on the rising edge of the clock.
4P 4N 2A, 2C, 2R, 2B 3A, 3B, 3C, 3T 4T, 5A, 5B, 5C, 5T, 6A, 6B, 6C, 6R	SA <sub>0</sub> SA <sub>1</sub> SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5L 5G 3G 3L	BW <sub>a</sub> BW <sub>b</sub> BW <sub>c</sub> BW <sub>d</sub>	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle.  BW <sub>a</sub> controls DQa's and DQPa; BW <sub>b</sub> controls DQb's and DQPb; BW <sub>c</sub> controls DQc's and DQPc; BW <sub>d</sub> controls DQd's and DQPd.
4M	BWE	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
4H	GW	Input	Global Write: This active LOW input allows a full 36- bit WRITE to occur independent of the BWE and BWx lines and must meet the setup and hold times around the rising edge of CLK.
4K	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
4E	CE	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP. CE is sampled only when a new external address is loaded.
7T	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored.
4F	OE	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.
4G	ADV	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on ADV effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV must be HIGH at the rising edge of the first clock after an ADSP cycle is initiated.
4A	ADSP	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC, but dependent upon CE, CE <sub>2</sub> and CE <sub>2</sub> . ADSP is ignored if CE is HIGH. Powerdown state is entered if CE <sub>2</sub> is LOW or CE <sub>2</sub> is HIGH.
4B	ADSC	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE is LOW. ADSC is also used to place the chip into power-down state when CE is HIGH.
3R	MODE	Input	Mode: This input selects the burst sequence. A LOW on MODE selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
(a) 6K, 6L, 6M, 6N, 7K, 7L, 7N, 7P (b) 6E, 6F, 6G, 6H, 7D, 7E, 7G, 7H (c) 1D, 1E, 1G, 1H 2E, 2F, 2G, 2H (d) 1K, 1L, 1N, 1P, 2K, 2L, 2M, 2N	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: Byte "a" is DQa's; Byte "b" is DQb's; Byte "c" is DQc's; Byte "d" is DQd's. Input data must meet setup and hold times around rising edge of CLK.
6P 6D 2D 2P	DQP <sub>a</sub> DQP <sub>b</sub> DQP <sub>c</sub> DQP <sub>d</sub>	Input/ Output	Byte "a" Parity is DQP <sub>a</sub> ; Byte "b" Parity is DQP <sub>b</sub> ; Byte "c" Parity is DQP <sub>c</sub> ; Byte "d" Parity is DQP <sub>d</sub> .
2J, 4C, 4J, 4R, 5R, 6J	V <sub>DD</sub>	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
1A, 1F, 1J, 1M 1U 7A, 7F, 7J, 7M, 7U	V <sub>DDQ</sub>	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
3D, 3E, 3F, 3H, 3K, 3M, 3N, 3P, 5D, 5E, 5F, 5H, 5K, 5M, 5N, 5P	V <sub>SS</sub>	Supply	Ground: GND.
2U	TMS	Input	Scan Test Mode Select
3U	TDI	Input	Scan Test Data In
4U	TDO	Output	Scan Test Data Out
5U	TCK	Input	Scan Test Clock



INTERLEAVED BURST TABLE (MODE = NC OR HIGH)

First Address External	Second Address Internal	Third Address Internal	Fourth Address Internal
X...X00	X...X01	X...X10	X...X11
X...X01	X...X00	X...X11	X...X10
X...X10	X...X11	X...X00	X...X01
X...X11	X...X10	X...X01	X...X00

INTERLEAVED BURST TABLE (MODE = LOW)

First Address External	Second Address Internal	Third Address Internal	Fourth Address Internal
X...X00	X...X01	X...X10	X...X11
X...X01	X...X10	X...X11	X...X00
X...X10	X...X11	X...X00	X...X01
X...X11	X...X00	X...X01	X...X10

TRUTH TABLE

Function	Address Used	$\overline{CE}$	$\overline{CE}_2$	$CE_2$	ZZ	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	WRITE	$\overline{OE}$	CLK	DQ
Deselected Cycle, Power-Down	None	H	X	X	L	X	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	X	L	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	H	X	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	X	L	L	H	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	H	X	L	H	L	X	X	X	L-H	High-Z
SNOOZE MODE, Power-Down	None	X	X	X	H	X	X	X	X	X	X	High-Z
READ Cycle, Begin Burst	External	L	L	H	L	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	H	L	L	X	X	X	H	L-H	High-Z
WRITE Cycle Begin Burst	External	L	L	H	L	H	L	X	L	X	L-H	D
READ Cycle Begin Burst	External	L	L	H	L	H	L	X	H	L	L-H	Q
READ Cycle Begin Burst	External	L	L	H	L	H	L	X	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	High-Z
WRITE Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
WRITE Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	High-Z
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

NOTES:

1. X means "Don't Care." — means active LOW. H means logic HIGH. L means logic LOW.
2. For WRITE, L means any one or more byte write enable signals ( $\overline{BWA}$ ,  $\overline{BWb}$ ,  $\overline{BWC}$  or  $\overline{BWD}$ ) and  $\overline{BWE}$  are LOW or  $\overline{GW}$  is LOW. WRITE = H for all  $\overline{BWx}$ ,  $\overline{BWE}$ ,  $\overline{GW}$  HIGH.
3.  $\overline{BWA}$  enables WRITES to DQa's and DQPa.  $\overline{BWb}$  enables WRITES to DQb's and DQPb.  $\overline{BWC}$  enables WRITES to DQc's and DQPC.  $\overline{BWD}$  enables WRITES to DQd's and DQPD.
4. All inputs except  $\overline{OE}$  and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation,  $\overline{OE}$  must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8.  $\overline{ADSP}$  LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and  $\overline{BWE}$  LOW or  $\overline{GW}$  LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.



## PARTIAL TRUTH TABLE - WRITE COMMANDS

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{BWA}$	$\overline{BWb}$	$\overline{BWC}$	$\overline{BWD}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte "a"	H	L	L	H	H	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

**NOTE:** Using  $\overline{BWE}$  and  $\overline{BWA}$  through  $\overline{BWD}$ , any one or more bytes may be written.

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on $V_{DD}$ Supply relative to $V_{SS}$	-0.5V to +4.6V
Voltage on $V_{DDQ}$ Supply relative to $V_{SS}$	-0.5V to +4.6V
VIN (DQx)	-0.5V to $V_{DDQ}$ +0.5V
VIN (Inputs)	-0.5V to $V_{DD}$ +0.5V
Storage Temperature (BGA)	+55°C to +125°C
Short Circuit Output Current	100 mA

\*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	$V_{IH}$		2.0	$V_{DD} + 0.3$	V	1
Input Low (Logic 0) Voltage	$V_{IL}$		-0.3	0.8	V	1
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq V_{DD}$	-1.0	1.0	mA	2
Output Leakage Current	$I_{LO}$	Output(s) disabled, $0V \leq V_{IN} \leq V_{DD}$	-1.0	1.0	mA	
Output High Voltage	$V_{OH}$	$I_{OH} = -4.0mA$	2.4	—	V	1
Output Low Voltage	$V_{OL}$	$I_{OL} = 8.0mA$	—	0.4	V	1
Supply Voltage	$V_{DD}$		3.135	3.6	V	1
Isolated Output Buffer Supply	$V_{DDQ}$		3.134	3.6	V	

**NOTES:**

1. All voltages referenced to  $V_{SS}$  (GND).
2. MODE has an internal pull-up, and input leakage =  $\pm 10I_{IIA}$ .

## DC CHARACTERISTICS

Description	Symbol	Conditions	Typ	200* MHz	166 MHz	150 MHz	133 MHz	Units	Notes
Power Supply Current: Operating	$I_{DD}$	Device selected; All inputs $\leq V_{IL}$ or $3 V_{IH}$ ; Cycle time 3 t <sub>CC</sub> MIN; $V_{DD} = \text{MAX}$ ; Outputs open		TBD	700	620	560	mA	1,2,3
CMOS Standby	$I_{SB2}$	Device deselected; $V_{DD} = \text{MAX}$ ; All inputs $\leq V_{SS} + 0.2$ or $V_{DD} - 0.2$ ; All inputs static; CLK frequency = 0	10	20	20	20	20	mA	2,3
TTL Standby	$I_{SB3}$	Device deselected; $V_{DD} = \text{MAX}$ ; All inputs $\leq V_{IL}$ or $V_{IH}$ ; All inputs static; CLD frequency = 0	20	40	40	40	40	mA	2,3
Clock Running	$I_{SB4}$	Device deselected; $V_{DD} = \text{MAX}$ ; All inputs $\leq V_{SS} + 0.2$ or $V_{DD} - 0.2$ ; Cycle time 3 t <sub>CC</sub> MIN	80	TBD	180	160	140	mA	2,3

\* Advanced Information

**NOTES:**

1.  $I_{DD}$  is specified with no output current and increases with faster cycle times.  $I_{DD}$  increases with faster cycle times and greater output loading.
2. "Device deselected" means device is in power-down mode as defined in the truth table. "Device selected" means device is active (not in power-down mode).
3. Typical values are measured at 3.3V, 250°C and 10ns cycle time.

## BGA CAPACITANCE

Description	Conditions	Symbol	Typ	Max	Units	Notes
Control Input Capacitance	$T_A = 25^\circ\text{C}$ ; $f = 1\text{MHz}$	$C_i$	3	4	pF	1
Input/Output Capacitance (DQ)	$T_A = 25^\circ\text{C}$ ; $f = 1\text{MHz}$	$C_o$	4	5	pF	1
Address Capacitance	$T_A = 25^\circ\text{C}$ ; $f = 1\text{MHz}$	$C_A$	3	5	pF	1
Clock Capacitance	$T_A = 25^\circ\text{C}$ ; $f = 1\text{MHz}$	$C_{CK}$	2.5	4	pF	1

**NOTES:**

1. This parameter is sampled.




### AC CHARACTERISTICS (WED2DL36513V)

Parameter	Symbol	200MHz		166MHz		150MHz		133MHz		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>Clock</b>										
Clock Cycle Time	t <sub>KC</sub>	5.0		6.0		6.6		7.5		ns
Clock Frequency	t <sub>KF</sub>		200		166		150		133	MHz
Clock HIGH Time	t <sub>KH</sub>	2.0		2.4		2.6		2.6		ns
Clock LOW Time	t <sub>KL</sub>	2.0		2.4		2.6		2.6		ns
<b>Output Times</b>										
Clock to output valid	t <sub>KQ</sub>		2.5		3.5		3.8		4.0	ns
Clock to output invalid (2)	t <sub>KQX</sub>	1.5		1.25		1.25		1.5		ns
Clock to output on Low-Z (2,3,4)	t <sub>KQLZ</sub>	0		0		0		0		ns
Clock to output in High-Z (2,3,4)	t <sub>KQHZ</sub>		3.0		3.5		3.8		4.0	ns
OE to output valid (5)	t <sub>OEQ</sub>		2.5		3.5		3.8		4.0	ns
OE to output in Low-Z (2,3,4)	t <sub>OELZ</sub>	0		0		0		0		ns
OE to output in High Z (2,3,4)	t <sub>OEHZ</sub>		2.5		3.5		3.8		4.0	ns
<b>Setup Times</b>										
Address (6,7)	t <sub>AS</sub>	1.5		1.5		1.5		1.5		ns
Address status ( $\overline{\text{ADSC}}$ , $\overline{\text{ADSP}}$ ) (6,7)	t <sub>ADSS</sub>	1.5		1.5		1.5		1.5		ns
Address advance ( $\overline{\text{ADV}}$ ) (6,7)	t <sub>AAS</sub>	1.5		1.5		1.5		1.5		ns
Write signals ( $\overline{\text{BWA}}$ - $\overline{\text{BWD}}$ , $\overline{\text{BWE}}$ , $\overline{\text{GW}}$ ) (6,7)	t <sub>WS</sub>	1.5		1.5		1.5		1.5		ns
Data-in (6,7)	t <sub>DS</sub>	1.5		1.5		1.5		1.5		ns
Chip enables ( $\overline{\text{CE}}$ , $\overline{\text{CE}}_2$ , $\text{CE}_2$ ) (6,7)	t <sub>CES</sub>	1.5		1.5		1.5		1.5		ns
<b>Hold Times</b>										
Address (6,7)	t <sub>AH</sub>	0.5		0.5		0.5		0.5		ns
Address status ( $\overline{\text{ADSC}}$ , $\overline{\text{ADSP}}$ ) (6,7)	t <sub>ADSH</sub>	0.5		0.5		0.5		0.5		ns
Address advance ( $\overline{\text{ADV}}$ ) (6,7)	t <sub>AAH</sub>	0.5		0.5		0.5		0.5		ns
Write Signals ( $\overline{\text{BWA}}$ - $\overline{\text{BWD}}$ , $\overline{\text{BWE}}$ , $\overline{\text{GW}}$ ) (6,7)	t <sub>WH</sub>	0.5		0.5		0.5		0.5		ns
Data-in (6,7)	t <sub>DH</sub>	0.5		0.5		0.5		0.5		ns
Chip Enables ( $\overline{\text{CE}}$ , $\overline{\text{CE}}_2$ , $\text{CE}_2$ ) (6,7)	t <sub>CEH</sub>	0.5		0.5		0.5		0.5		ns

#### NOTES:

1. Test conditions as specified with the output loading as shown in Figure 1 for 3.3V I/O and Figure 3 for 2.5V I/O unless otherwise noted.
2. This parameter is measured with output load as shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
3. This parameter is sampled.
4. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
5. OE is a "Don't Care" when a byte write enable is sampled LOW.
6. A WRITE cycle is defined by at least one byte write enable LOW and  $\overline{\text{ADSP}}$  HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and  $\overline{\text{ADSC}}$  or  $\overline{\text{ADV}}$  LOW or  $\overline{\text{ADSP}}$  LOW for the required setup and hold times.
7. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is LOW to remain enabled.

#### OUTPUT LOADS



AC Output Load Equivalent

#### AC TEST CONDITIONS

Parameter	3.3V I/O	2.5V I/O	Unit
Input Pulse Levels	V <sub>SS</sub> to 3.0	V <sub>SS</sub> to 2.5	V
Input Rise and Fall Times	1	1	ns
Input Timing Reference Levels	1.5	1.25	V
Output Timing Reference Levels	1.5	1.25	V
Output Load	See figure, at left		



### AC CHARACTERISTICS (WED2DL36513AV)

Parameter	Symbol	200MHz		166MHz		150MHz		133MHz		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>Clock</b>										
Clock Cycle Time	t <sub>CC</sub>	5.0		6.0		6.6		7.5		ns
Clock Frequency	t <sub>CF</sub>		200		166		150		133	MHz
Clock HIGH Time	t <sub>KH</sub>	2.0		2.4		2.6		2.6		ns
Clock LOW Time	t <sub>KL</sub>	2.0		2.4		2.6		2.6		ns
<b>Output Times</b>										
Clock to output valid	t <sub>KO</sub>		2.5		3.5		3.8		4.0	ns
Clock to output invalid (2)	t <sub>KOX</sub>	1.25		1.25		1.25		1.5		ns
Clock to output on Low-Z (2,3,4)	t <sub>KOLZ</sub>	0		0		0		0		ns
Clock to output in High-Z (2,3,4)	t <sub>KOHZ</sub>		3.0		3.5		3.8		4.0	ns
$\overline{OE}$ to output valid (5)	t <sub>OEQ</sub>		2.5		3.5		3.8		4.0	ns
$\overline{OE}$ to output in Low-Z (2,3,4)	t <sub>OELZ</sub>	0		0		0		0		ns
$\overline{OE}$ to output in High Z (2,3,4)	t <sub>OEHZ</sub>		2.5		3.5		3.8		4.0	ns
<b>Setup Times</b>										
Address (6,7)	t <sub>AS</sub>	1.0		1.0		1.0		1.0		ns
Address status ( $\overline{ADSC}$ , $\overline{ADSP}$ ) (6,7)	t <sub>ADSS</sub>	1.0		1.0		1.0		1.0		ns
Address advance ( $\overline{ADV}$ ) (6,7)	t <sub>AAS</sub>	1.0		1.0		1.0		1.0		ns
Write signals ( $\overline{BWA}$ - $\overline{BWd}$ , $\overline{BWE}$ , $\overline{GW}$ ) (6,7)	t <sub>WS</sub>	1.0		1.0		1.0		1.0		ns
Data-in (6,7)	t <sub>DS</sub>	1.0		1.0		1.0		1.0		ns
Chip enables ( $\overline{CE}$ , $\overline{CE2}$ , $CE2$ ) (6,7)	t <sub>CES</sub>	1.0		1.0		1.0		1.0		ns
<b>Hold Times</b>										
Address (6,7)	t <sub>AH</sub>	1.0		1.0		1.0		1.0		ns
Address status ( $\overline{ADSC}$ , $\overline{ADSP}$ ) (6,7)	t <sub>ADSH</sub>	1.0		1.0		1.0		1.0		ns
Address advance ( $\overline{ADV}$ ) (6,7)	t <sub>AAH</sub>	1.0		1.0		1.0		1.0		ns
Write Signals ( $\overline{BWA}$ - $\overline{BWd}$ , $\overline{BWE}$ , $\overline{GW}$ ) (6,7)	t <sub>WH</sub>	1.0		1.0		1.0		1.0		ns
Data-in (6,7)	t <sub>DH</sub>	1.0		1.0		1.0		1.0		ns
Chip Enables ( $\overline{CE}$ , $\overline{CE2}$ , $CE2$ ) (6,7)	t <sub>CEH</sub>	1.0		1.0		1.0		1.0		ns

#### NOTES:

1. Test conditions as specified with the output loading as shown in Figure 1 for 3.3V 1/0 and Figure 3 for 2.5V 1/0 unless otherwise noted.
2. This parameter is measured with output load as shown in Figure 2 for 3.3V 1/0 and Figure 4 for 2.5V 1/0.
3. This parameter is sampled.
4. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
5.  $\overline{OE}$  is a "Don't Care" when a byte write enable is sampled LOW.
6. A WRITE cycle is defined by at least one byte write enable LOW and  $\overline{ADSP}$  HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and  $\overline{ADSC}$  or  $\overline{ADV}$  LOW or  $\overline{ADSP}$  LOW for the required setup and hold times.
7. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either  $\overline{ADSP}$  or  $\overline{ADSC}$  is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either  $\overline{ADSP}$  or  $\overline{ADSC}$  is LOW to remain enabled.



## SNOOZE MODE

SNOOZE MODE is a low-current, “power-down “ mode In which the device is deselected and current is reduced to  $I_{SB2Z}$ . The duration of SNOOZE MODE is dictated by the length of time ZZ is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter

SNOOZE MODE. When ZZ becomes a logic HIGH,  $I_{SB2Z}$  is guaranteed after the setup time  $t_{ZZ}$  is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

### SNOOZE MODE

Description	Conditions	Symbol	Min	Max	Units	Notes
Current during SNOOZE MODE	$ZZ \geq V_{IH}$	$I_{SB2Z}$		10	mA	
ZZ active to input ignored		$t_{ZZ}$		$2(t_{kc})$	ns	1
ZZ inactive to input sampled		$t_{RZZ}$	$2(t_{kc})$		ns	1
ZZ active to snooze current		$t_{ZZI}$		$2(t_{kc})$	ns	1
ZZ inactive to exit snooze current		$t_{RZZI}$			ns	1

**FIG. 2 SNOOZE MODE TIMING DIAGRAM**







FIG. 3 READ TIMING DIAGRAM




NOTES:

1. Q (A2) refers to output from address A2. Q (A2+1) refers to output from the next internal burst address following A2.
2.  $\overline{CE}2$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}2$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH, CE2 is HIGH and  $\overline{CE}2$  is LOW.
3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE does not cause Q to be driven until after the following clock rising edge.
4. Outputs are disabled within one clock cycle after deselect.





FIG. 4 WRITE TIMING DIAGRAM




NOTES:

1. D (A2) refers to output from address A2. D (A2+1) refers to output from the next internal burst address following A2.
2.  $\overline{CE}2$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}2$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH, CE2 is HIGH and  $\overline{CE}2$  is LOW.
3.  $\overline{OE}$  must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data content from the time period prior to the byte write enable inputs being sampled.
4.  $\overline{ADV}$  must be HIGH to permit a WRITE to the load address.
5. Full-width WRITE can be initiated by  $\overline{GW}$  LOW, or  $\overline{GW}$  HIGH and  $\overline{BWE}$ ,  $\overline{BWA}$ , -  $\overline{BWD}$  LOW. Timing is shown assuming that the device was not enabled before entering into its sequence.  $\overline{OE}$  does not cause Q to be driven until after the following clock rising edge.



FIG. 5 READ/WRITE TIMING DIAGRAM




NOTES:

1. Q (A4) refers to output from address A4. Q (A4+1) refers to output from the next internal burst address following A4.
2.  $\overline{CE}2$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}2$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH, CE2 is HIGH and  $\overline{CE}2$  is LOW.
3. The data bus Q remains in High-Z following a WRITE cycle unless ADSP, ADSC or ADV cycle is performed.
4.  $\overline{GW}$  is HIGH.
5. Back-to-back READs may be controlled by either ADSP or ADSC.



**PACKAGE DIMENSION: 119 BUMP PBGA**



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



## ORDERING INFORMATION

512Kx36, Single CE				
Part Number	Config.	t <sub>KQ</sub> (ns)	Clock (MHz)	Package No.
<b>Commercial Temp Range (0°C to 70°C)</b>				
WED2DL36513V25BC	512Kx36	2.5	200	435
WED2DL36513V35BC	512Kx36	3.5	166	435
WED2DL36513V38BC	512Kx36	3.8	150	435
WED2DL36513V40BC	512Kx36	4.0	133	435
<b>Industrial Temp Range (-40°C to +85°C)*</b>				
WED2DL36513V38BI	512Kx36	3.8	150	435
WED2DL36513V40BI	512Kx36	4.0	133	435

\* Advanced Information

512Kx36, Three CE				
Part Number	Config.	t <sub>KQ</sub> (ns)	Clock (MHz)	Package No.
<b>Commercial Temp Range (0°C to 70°C)</b>				
WED2DL36514V25BC	512Kx36	2.5	200	435
WED2DL36514V35BC	512Kx36	3.5	166	435
WED2DL36514V38BC	512Kx36	3.8	150	435
WED2DL36514V40BC	512Kx36	4.0	133	435
<b>Industrial Temp Range (-40°C to +85°C)</b>				
WED2DL36514V38BI	512Kx36	3.8	150	435
WED2DL36514V40BI	512Kx36	4.0	133	435

\* Advanced Information

512Kx36, Single CE				
Part Number	Config.	t <sub>KQ</sub> (ns)	Clock (MHz)	Package No.
<b>Commercial Temp Range (0°C to 70°C)</b>				
WED2DL36513AV25BC	512Kx36	2.5	200	435
WED2DL36513AV35BC	512Kx36	3.5	166	435
WED2DL36513AV38BC	512Kx36	3.8	150	435
WED2DL36513AV40BC	512Kx36	4.0	133	435
<b>Industrial Temp Range (-40°C to +85°C)*</b>				
WED2DL36513AV38BI	512Kx36	3.8	150	435
WED2DL36513AV40BI	512Kx36	4.0	133	435

\* Advanced Information

512Kx36, Three CE				
Part Number	Config.	t <sub>KQ</sub> (ns)	Clock (MHz)	Package No.
<b>Commercial Temp Range (0°C to 70°C)</b>				
WED2DL36514AV25BC	512Kx36	2.5	200	435
WED2DL36514AV35BC	512Kx36	3.5	166	435
WED2DL36514AV38BC	512Kx36	3.8	150	435
WED2DL36514AV40BC	512Kx36	4.0	133	435
<b>Industrial Temp Range (-40°C to +85°C)</b>				
WED2DL36514AV38BI	512Kx36	3.8	150	435
WED2DL36514AV40BI	512Kx36	4.0	133	435

\* Advanced Information