



128Kx8 SRAM

PRELIMINARY*

EVOLUTIONARY PINOUT

TOP VIEW

NC	1	32	V _{CC}
A16	2	31	A15
A14	3	30	CS ₂
A12	4	29	$\overline{WE}$
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{OE}$
A2	10	23	A10
A1	11	22	CS ₁
A0	12	21	I/O7
I/O0	13	20	I/O6
I/O1	14	19	I/O5
I/O2	15	18	I/O4
V _{SS}	16	17	I/O3


PIN DESCRIPTION

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS ₁ , CS ₂	Chip Selects
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
V _{CC}	+5.0V Power
V _{SS}	Ground

PLASTIC PLUS™ FEATURES

- Access Times: 17, 20ns
- Standard Commercial Off-The-Shelf (COTS) Memory Devices for Extended Temperature Range
- JEDEC Standard 32 lead Plastic 0.400" SOJ Package
- Electrical and Speed Characteristics for:
 - Military Temperature (-55°C to +125°C)
 - Industrial Temperature (-40°C to +85°C)
- Burn-in and Temperature Cycling Available
- Organized as 128K x 8
- Pinout:
 - Evolutionary, Corner Power/Ground Pin
- 5 Volt Power Supply
- Low Power CMOS
- Data Retention for Battery Backup Operation
- Low Data Retention Current
- Dual Chip Select
- Reliability Test Data Available:
 - High Temperature Operating Life
 - High Temperature Storage
 - Pressure Cooker Test
 - Wet High Temperature Operating Life
 - Thermal Shock
 - Temperature Cycling

* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature (Mil.)	T _A	-55	+125	°C
Operating Temperature (Ind.)	T _A	-40	+85	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to V _{SS}	V _G	-0.5	V _{CC} + 0.5	V
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

$\overline{CS1}$	CS2	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	X	Standby	High Z	Standby
X	L	X	X	Standby	High Z	Standby
L	H	L	H	Read	Data Out	Active
L	H	H	H	Out Disable	High Z	Active
L	H	X	L	Write	High Z	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.5	V
Input Low Voltage	V _{IL}	-0.3	+0.8	V
Operating Temperature (Mil.)	T _A	-55	+125	°C
Operating Temperature (Ind.)	T _A	-40	+85	°C

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Condition	Max	Unit
Input capacitance	C _{IN}	V _{IN} = 0V, f = 1.0MHz	6	pF
Output capacitance	C _{OUT}	V _{OUT} = 0V, f = 1.0MHz	8	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Units	
			Min	Max
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = V _{SS} to V _{CC}		10
Output Leakage Current	I _{LO}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , V _{OUT} = V _{SS} to V _{CC}		10
Operating Supply Current	I _{CC}	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , f = 5MHz, V _{CC} = 5.5		130
Standby Current	I _{SB}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , f = 5MHz, V _{CC} = 5.5		10
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4
Output High Voltage	V _{OH}	I _{OH} = -4mA, V _{CC} = 4.5	2.4	

NOTE: DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V

DATA RETENTION CHARACTERISTICS

(T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Units	
			Min	Max
Data Retention Supply Voltage	V _{DR}	$\overline{CS1}$ Controlled: $\overline{CS1} \geq V_{CC} - 0.2V$, CS ₂ ≥ V _{CC} - 0.2V CS ₂ Controlled: CS ₂ ≤ 0.2V	2.0	5.5
Data Retention Current	I _{CCDR1}	V _{CC} = 3V	L Version	1.2
				3.0



AC CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	-17*		-20		Units
		Min	Max	Min	Max	
Read Cycle						
Read Cycle Time	t _{RC}	17		20		ns
Address Access Time	t _{AA}		17		20	ns
Output Hold from Address Change	t _{OH}	0		0		ns
Chip Select Access Time	t _{ACS}		17		20	ns
Output Enable to Output Valid	t _{OE}		9		10	ns
Chip Select to Output in Low Z	t _{CLZ} ¹	3		3		ns
Output Enable to Output in Low Z	t _{OLZ} ¹	0		0		ns
Chip Disable to Output in High Z	t _{CHZ} ¹		10		12	ns
Output Disable to Output in High Z	t _{OHZ} ¹		8		9	ns

1. This parameter is guaranteed by design but not tested.

* Industrial temp only.

AC CHARACTERISTICS


(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	-17*		-20		Units
		Min	Max	Min	Max	
Write Cycle						
Write Cycle Time	t _{WC}	17		20		ns
Chip Select to End of Write	t _{CW}	14		17		ns
Address Valid to End of Write	t _{AW}	14		17		ns
Data Valid to End of Write	t _{DW}	11		12		ns
Write Pulse Width	t _{WP}	13		15		ns
Address Setup Time	t _{AS}	0		0		ns
Address Hold Time	t _{AH}	2		2		ns
Output Active from End of Write	t _{OW} ¹	0		0		ns
Write Enable to Output in High Z	t _{WHZ} ¹		9		10	ns
Data Hold Time	t _{DH}	0		0		ns

1. This parameter is guaranteed by design but not tested.

* Industrial temp only.

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.

I_{OL} & I_{OH} programmable from 0 to 16mA.

Tester Impedance Z₀ = 75 Ω.


V_Z is typically the midpoint of V_{OH} and V_{OL}.

I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.


ATE tester includes jig capacitance.




TIMING WAVEFORM - READ CYCLE



WRITE CYCLE 1




WRITE CYCLES 2 & 3





PACKAGE DIMENSION



DIMENSIONS IN MILLIMETERS AND (INCHES)

ORDERING INFORMATION

W P S 128K 8 X - XXX E J X

DEVICE GRADE:

M = Military Temperature -55°C to +125°C
I = Industrial Temperature -40°C to +85°C

PACKAGE:

EJ = Evolutionary SOJ

ACCESS TIME (ns)

IMPROVEMENT MARK

B = Burn-in
T = Temperature Cycling
C = Burn-in and Temperature Cycle
L = Low Power

ORGANIZATION, 128K x 8

SRAM

PLASTIC PLUS™

WHITE ELECTRONIC DESIGNS CORP.