
# SMPS PRIMARY I.C.

TYPE	V <sub>DSS</sub>	I <sub>n</sub>	R <sub>DS(on)</sub>
VIPer50B/BSP	400 V	3 A	2.2 Ω

#### **FEATURE**


- ADJUSTABLE SWITCHING FREQUENCY UP TO 200KHZ
- CURRENT MODE CONTROL
- SOFT START AND SHUT DOWN CONTROL
- AUTOMATIC BURST MODE OPERATION IN STAND-BY CONDITION ABLE TO MEET
  "BLUE ANGEL" NORM (<1W TOTAL POWER CONSUMPTION)
- INTERNALLY TRIMMED ZENER REFERENCE
- UNDERVOLTAGE LOCK-OUT WITH HYSTERESIS
- INTEGRATED START-UP SUPPLY
- AVALANCHE RUGGED
- OVERTEMPERATURE PROTECTION
- LOW STAND-BY CURRENT
- ADJUSTABLE CURRENT LIMITATION



### **DESCRIPTION**

VIPer50B made using VIPower M0 Technology combines on the same silicon chip a state-of-the-art PWM circuit together with an optimized high voltage avalanche rugged Vertical Power MOSFET (400 V / 3 A). Typical applications cover off line power supplies with a secondary power capability of 50W in a US mains lines configuration. It is compatible from both primary or secondary regulation loop despite using around 50% less components when compared with a discrete solution. Burst mode operation is an additional feature of this device, offering the possibility to operate in stand-by mode without extra components.

### **BLOCK DIAGRAM**



February 2001 1/22

## **ABSOLUTE MAXIMUM RATING**


Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Continuous Drain-Source Voltage (Tj = 25 to 125°C)	-0.3 to 400	V
I <sub>D</sub>	Maximum Current	Internally Limited	А
$V_{DD}$	Supply Voltage	0 to 15	V
Vosc	Voltage Range Input	0 to $V_{DD}$	V
$V_{COMP}$	Voltage Range Input	0 to 5	V
ICOMP	Maximum Continuous Current	±2	mΑ
Vesd	Electrostatic discharge (R = 1.5 KΩ C = 100pF)	4000	V
I <sub>D(AR)</sub>	Avalanche Drain-Source Current, Repetitive or Not-Repetitive $(T_C = 100  ^{\circ}\text{C}, \text{ Pulse Width Limited by T}_{J}  \text{max},  \delta < 1\%)$	TBD	А
P <sub>tot</sub>	Power Dissipation at Tc = 25°C	60	W
Tj	Junction Operating Temperature	Internally Limited	°C
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C

## THERMAL DATA


			PENTAWATT-HV	PowerSO-10(*)	
R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	1.9	1.9	°C/W
R <sub>thj-amb</sub> .	Thermal Resistance Ambient-case	Max	60	50	°C/W

<sup>(\*)</sup> When mounted using the minimum recommended pad size on FR-4 board.

# **CONNECTION DIAGRAMS (Top View)**



## **CURRENT AND VOLTAGE CONVENTIONS**



### **ORDERING NUMBERS**

PENTAWATT HV	PENTAWATT HV (022Y)	PowerSO-10
VIPer50B	VIPer50B (022Y)	VIPer50BSP

#### PINS FUNCTIONAL DESCRIPTION

#### **DRAIN PIN:**

Integrated power MOSFET drain pin. It provides internal bias current during start-up via an integrated high voltage current source which is switched off during normal operation. The device is able to handle an unclamped current during its normal operation, assuring self protection against voltage surges, PCB stray inductance, and allowing a snubberless operation for low output power.

#### SOURCE PIN:

Power MOSFET source pin. Primary side circuit common ground connection.

#### **VDD PIN:**

This pin provides two functions:

- It corresponds to the low voltage supply of the control part of the circuit. If V<sub>DD</sub> goes below 8V, the start-up current source is activated and the output power MOSFET is switched off until the V<sub>DD</sub> voltage reaches 11V. During this phase, the internal current consumption is reduced, the V<sub>DD</sub> pin is sourcing a current of about 2mA and the COMP pin is shorted to ground. After that, the current source is shut down, and the device tries to start up by switching again.
- This pin is also connected to the error amplifier, in order to allow primary as well as secondary regulation configurations. In case of primary regulation, an internal 13V trimmed reference voltage is used to maintain V<sub>DD</sub> at 13V. For secondary regulation, a voltage between 8.5V and 12.5V will be put on V<sub>DD</sub> pin by transformer design, in order to stuck the output of the transconductance amplifier to the high state. The COMP pin behaves as a constant current

source, and can easily be connected to the output of an optocoupler. Note that any overvoltage due to regulation loop failure is still detected by the error amplifier through the  $V_{DD}$  voltage, which cannot overpass 13V. The output voltage will be somewhat higher than the nominal one, but still under control.

#### **COMPPIN:**

This pin provides two functions:

- It is the output of the error transconductance amplifier, and allows for the connection of a compensation network to provide the desired transfer function of the regulation loop. Its bandwidth can be easily adjusted to the needed value with usual components value. As stated above, secondary regulation configurations are also implemented through the COMP pin.
- When the COMP voltage is going below 0.5V, the shut-down of the circuit occurs, with a zero duty cycle for the power MOSFET. This feature can be used to switch off the converter, and is automatically activated by the regulation loop (whatever is the configuration) to provide a burst mode operation in case of negligible output power or open load condition.

## **OSC PIN:**

An  $R_T$ - $C_T$  network must be connected on that pin to define the switching frequency. Note that despite the connection of  $R_T$  to  $V_{DD}$ , no significant frequency change occurs for  $V_{DD}$  varying from 8V to 15V. It provides also a synchronisation capability, when connected to an external frequency source.

# **AVALANCHE CHARACTERISTICS**

Symbol	Parameter		Max Value	Unit
I <sub>D(ar)</sub>	Avalanche Current, Repetitive or Not-Repe	TBD	Α	
	(pulse width limited by $T_j$ max, $\delta$ < 1%)	(see fig. 12)		
E <sub>(ar)</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{D(ar)}$ )	(see fig. 12)	TBD	mJ

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25$ °C, $V_{DD} = 13$ V, unless otherwise specified) POWER SECTION

Symbol	Parameter	Test C	onditions	Min.	Тур.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Voltage	$I_D = 1 \text{ mA}$ (see fig. 5)	$V_{COMP} = 0 V$	400			V
I <sub>DSS</sub>	Off-State Drain Current	$V_{COMP} = 0 V$ $V_{DS} = 400 V$	T <sub>J</sub> = 125 °C			1	mA
R <sub>DS(on)</sub>	Static Drain Source on Resistance	I <sub>D</sub> = 2 A I <sub>D</sub> = 2 A	T <sub>J</sub> = 100 °C		1.8	2.2 4.0	$\Omega$
tf	Fall Time	ID = 0.2 A (see fig. 3)	V <sub>in</sub> = 300 V (1)		100		ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> = 2 A (see fig. 3)	$V_{in} = 300 V (1)$		50		ns
Coss	Output Capacitance	V <sub>DS</sub> = 25 V			150		pF

<sup>(1)</sup> On Inductive Load, Clamped.

## **SUPPLY SECTION**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>DDch</sub>	Start-up Charging Current	$V_{DD} = 5 \text{ V}$ $V_{DS} = 70 \text{ V}$ (see fig. 2 and fig.15)		-2		mA
I <sub>DD0</sub>	Operating Supply Current	$V_{DD} = 12 \text{ V}, F_{SW} = 0 \text{ KHz}$ (see fig. 2)		12	16	mA
$I_{DD1}$	Operating Supply Current	$V_{DD} = 12 \text{ V}, F_{SW} = 100 \text{ KHz}$		14		mA
$I_{DD2}$	Operating Supply Current	$V_{DD} = 12 \text{ V}, F_{SW} = 200 \text{ KHz}$		16		mA
$V_{DDoff}$	Undervoltage Shutdown	(see fig. 2)		8	9	V
$V_{DDon}$	Undervoltage Reset	(see fig. 2)	·	11	12	V
$V_{DDhyst}$	Hysteresis Start-up	(see fig. 2)	2.4	3		V

# ELECTRICAL CHARACTERISTICS (continued) OSCILLATOR SECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Fsw	Oscillator Frequency Total Variation	$R_T = 8.2 \text{ K}\Omega$ $C_T = 2.4 \text{ nF}$ $V_{DD} = 9 \text{ to15 V}$ with $R_T \pm 1\%$ $C_T \pm 5\%$ (see fig.6 and fig.9)	90	100	110	KHz
Voscih	Oscillator Peak Voltage			7.1		V
Voscii	Oscillator Valley Voltage			3.7		V

## **ERROR AMPLIFIER SECTION**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{DDreg}$	VDD Regulation Point	I <sub>COMP</sub> = 0 mA (see fig.1)	12.6	13	13.4	V
$\Delta V_{DDreg}$	Total Variation	T <sub>J</sub> = 0 to 100 °C		2		%
G <sub>BW</sub>	Unity Gain Bandwidth	From Input = $V_{DD}$ to Output = $V_{COMP}$ COMP pin is open (see fig. 10)		150		KHz
A <sub>VOL</sub>	Open Loop Voltage Gain	COMP pin is open (see fig. 10)	45	52		dB
Gm	DC Transconductance	V <sub>COMP</sub> = 2.5 V (see fig. 1)	1.1	1.5	1.9	mA/V
VCOMPLO	Output Low Level	$I_{COMP} = -400 \mu A$ $V_{DD} = 14 V$		0.2		V
V <sub>COMPHI</sub>	Output High Level	$I_{COMP} = 400 \mu A$ $V_{DD} = 12 V$		4.5		V
I <sub>COMPLO</sub>	Output Low Current Capability	$V_{COMP} = 2.5 \text{ V}$ $V_{DD} = 14 \text{ V}$		-600		μА
Ісомрні	Output High Current Capability	$V_{COMP} = 2.5 \text{ V}$ $V_{DD} = 12 \text{ V}$		600		μА

# PWM COMPARATOR SECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
H <sub>ID</sub>	ΔV <sub>COMP</sub> /ΔI <sub>Dpeak</sub>	V <sub>COMP</sub> = 1 to 3 V	0.7	1	1.3	V/A
V <sub>COMPoff</sub>	V <sub>COMP</sub> offset	I <sub>Dpeak</sub> = 10 mA		0.5		V
I <sub>Dpeak</sub>	Peak Current Limitation	V <sub>DD</sub> = 12 V COMP pin open	3	4	5.4	Α
t <sub>d</sub>	Current Sense Delay to turn-off	$I_D = 0.5 A$		250		ns
t <sub>b</sub>	Blanking Time			250	360	ns
t <sub>on(min)</sub>	Minimum on Time			350		ns

# SHUTDOWN AND OVERTEMPERATURE SECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{COMPth}$	Restart threshold	(see fig. 4)		0.5		V
t <sub>DISsu</sub>	Disable Set Up Time	(see fig. 4)		1.7	5	μs
T <sub>tsd</sub>	Thermal Shutdown Temperature	(see fig. 8)	140	170		°C
T <sub>hyst</sub>	Thermal Shutdown Hysteresis	(see fig. 8)		40		°C



Figure 1: V<sub>DD</sub> Regulation Point




Figure 3: Transition Time




Figure 5: Breakdown Voltage vs Temperature




Figure 2: Undervoltage Lockout




Figure 4: Shut Down Action




Figure 6: Typical Frequency Variation




Figure 7: Start-up Waveforms




Figure 8: Overtemperature Protection





Figure 9: Oscillator






Figure 10: Error Amplifier Frequency Response








Figure 12: Avalanche Test Circuit



ACIN RB DI CT TR2 CT TR1 CT TR

Figure 13: Off Line Power Supply With Auxiliary Supply Feedback

Figure 14: Off Line Power Supply With Optocoupler Feedback



### **OPERATION DESCRIPTION:**

#### **CURRENT MODE TOPOLOGY:**

The current mode control method, like the one integrated in the VIPer50B/BSP uses two control loops - an inner current control loop and an outer loop for voltage control. When the Power MOSFET output transistor is on, the inductor current (primary side of the transformer) is monitored with a SenseFET technique and converted into a voltage  $V_{\rm S}$  proportional to this current. When  $V_{\rm S}$  reaches  $V_{\rm COMP}$  (the amplified output voltage error) the power switch is switched off. Thus, the outer voltage control loop defines the level at which the inner loop regulates peak current through the power switch and the primary winding of the transformer.

Excellent open loop D.C. and dynamic line regulation is ensured due to the inherent input voltage feedforward characteristic of the current mode control. This results in an improved line regulation, instantaneous correction to line changes and better stability for the voltage regulation loop.

Current mode topology also ensures good limitation in the case of short circuit. During a first phase the output current increases slowly following the dynamic of the regulation loop. Then it reaches the maximum limitation current internally set and finally stops because the power supply on V<sub>DD</sub> is no longer correct. For specific applications the maximum peak current internally set can be overridden by externally limiting the voltage excursion on the COMP pin. An integrated blanking filter inhibits the PWM comparator output for a short time after the integrated Power MOSFET is switched on. This function prevents anomalous or premature termination of the switching pulse in the case of current spikes caused by primary capacitance or secondary side rectifier reverse recovery time.

## **STAND-BY MODE**

Stand-by operation in nearly open load condition automatically leads to a burst mode operation allowing voltage regulation on the secondary side. The transition from normal operation to burst mode operation happens for a power  $P_{\text{STBY}}$  given by :

$$P_{STBY} = \frac{1}{2} L_P I_{STBY}^2 F_{SW}$$

Where:

L<sub>P</sub> is the primary inductance of the transformer.

F<sub>SW</sub> is the normal switching frequency.

 $I_{STBY}$  is the minimum controllable current, corresponding to the minimum on time that the device is able to provide in normal operation. This current can be computed as :

$$I_{STBY} = \frac{(t_b + t_d) \ V_{IN}}{L_p}$$

 $t_b$  +  $t_d$  is the sum of the blanking time and of the propagation time of the internal current sense and comparator, and represents roughly the minimum on time of the device. Note that  $P_{STBY}$  may be affected by the efficiency of the converter at low load, and must include the power drawn on the primary auxiliary voltage.

As soon as the power goes below this limit, the auxiliary secondary voltage starts to increase above the 13V regulation level forcing the output voltage of the transconductance amplifier to low state (V<sub>COMP</sub> < V<sub>COMPth</sub>). This situation leads to the shutdown mode where the power switch is maintained in the off state, resulting in missing cycles and zero duty cycle. As soon as V<sub>DD</sub> gets back to the regulation level and the V<sub>COMPth</sub> threshold is reached, the device operates again. The above cycle repeats indefinitely, providing a burst mode of which the effective duty cycle is much lower than the minimum one when in normal operation. The equivalent switching frequency is also lower than the normal one, leading to a reduced consumption on the input mains lines. This mode of operation allows the VIPer50B/BSP to meet the new German "Blue Angel" Norm with less than 1W total power consumption for the system when working in stand-by. The output voltage remains regulated around the normal level, with a low frequency ripple corresponding to the burst mode. The amplitude of this ripple is low, because of the output capacitors and of the low output current drawn in such conditions. The normal operation resumes automatically when the power get back to higher levels than PSTBY.

# HIGH VOLTAGE START-UP CURRENT SOURCE

An integrated high voltage current source provides a bias current from the DRAIN pin during the start-up phase. This current is partially absorbed by internal control circuits which are

placed into a standby mode with reduced consumption and also provided to the external capacitor connected to the  $V_{DD}$  pin. As soon as the voltage on this pin reaches the high voltage threshold  $V_{DDon}$  of the UVLO logic, the device turns into active mode and starts switching. The start up current generator is switched off, and the converter should normally provide the needed current on the  $V_{DD}$  pin through the auxiliary winding of the transformer, as shown on figure 15.

In case of abnormal condition where the auxiliary winding is unable to provide the low voltage supply current to the V<sub>DD</sub> pin (i.e. short circuit on the output of the converter), the external capacitor discharges itself down to the low threshold voltage V<sub>DDoff</sub> of the UVLO logic, and the device get back to the inactive state where the internal circuits are in standby mode and the start up current source is activated. The converter enters a endless start up cycle, with a start-up duty cycle defined by the ratio of charging current towards discharging when the VIPer50B/BSP tries to start. This ratio is fixed by design to 2 to 15, which gives a 12% start up duty cycle while the power dissipation at start up is approximately 0.6 W, for a 230 Vrms input voltage. This low value of start-up duty cycle prevents the stress of the output rectifiers and of the transformer when in

short circuit.

The external capacitor  $C_{VDD}$  on the  $V_{DD}$  pin must be sized according to the time needed by the converter to start up, when the device starts switching. This time  $t_{SS}$  depends on many parameters, among which transformer design, output capacitors, soft start feature and compensation network implemented on the COMP pin. The following formula can be used for defining the minimum capacitor needed:

$$C_{VDD} > \frac{I_{DD} t_{SS}}{V_{DDhys}}$$

where


 $I_{DD}$  is the consumption current on the  $V_{DD}$  pin when switching. Refer to specified  $I_{DD1}$  and  $I_{DD2}$  values.

tss is the start up time of the converter when the device begins to switch. Worst case is generally at full load.

V<sub>DDhyst</sub> is the voltage hysteresis of the UVLO logic. Refer to the minimum specified value.

Soft start feature can be implemented on the COMP pin through a simple capacitor which will be also used as the compensation network. In this case, the regulation loop bandwidth is rather low, because of the large value of this capacitor. In case a large regulation loop bandwidth is mandatory, the schematics of figure 16 can be

Figure 15: Behaviour of the high voltage current source at start-up



used. It mixes a high performance compensation network together with a separate high value soft start capacitor. Both soft start time and regulation loop bandwidth can be adjusted separately.

If the device is intentionally shut down by putting the COMP pin to ground, the device is also performing start-up cycles, and the V<sub>DD</sub> voltage is oscillating between V<sub>DDon</sub> and V<sub>DDoff</sub>. This voltage can be used for supplying external functions, provided that their consumption doesn't exceed 0.5mA. Figure 17 shows a typical application of this function, with a latched shut down. Once the "Shutdown" signal has been activated, the device remains in the off state until the input voltage is removed.

### TRANSCONDUCTANCE ERROR AMPLIFIER

The VIPer50B/BSP includes a transconductance error amplifier. Transconductance Gm is the change in output current (I<sub>COMP</sub>) versus change in input voltage (V<sub>DD</sub>). Thus:

$$G_{m} = \frac{\partial I_{COMP}}{\partial V_{DD}}$$

The output impedance  $Z_{COMP}$  at the output of this amplifier (COMP pin) can be defined as:


$$Z_{COMP} = \frac{\partial \; V_{COMP}}{\partial \; I_{COMP}} = \frac{1}{G_m} \, x \, \frac{\partial \; V_{COMP}}{\partial \; V_{DD}}$$

This last equation shows that the open loop gain  $A_{VOL}$  can be related to  $G_m$  and  $Z_{COMP}$ :

 $A_{VOL} = G_m \times Z_{COMP}$ 

where  $G_m$  value for VIPer50B/BSP is 1.5 mA/V typically.

Figure 16: Mixed Soft Start and Compensation



 $G_{m}$  is well defined by specification, but  $Z_{COMP}$  and therefore  $A_{VOL}$  are subject to large tolerances. An impedance  $\,Z\,$  can be connected between the COMP pin and ground in order to define more accurately the transfer function  $\,F\,$  of the error amplifier, according to the following equation, very similar to the one above:

$$F(S) = Gm \times Z(S)$$

The error amplifier frequency response is reported in figure 10 for different values of a simple resistance connected on the COMP pin. The unloaded transconductance error amplifier shows an internal  $Z_{\rm COMP}$  of about 330 K $\Omega$ . More complex impedance can be connected on the COMP pin to achieve different compensation laws. A capacitor will provide an integrator function, thus eliminating the DC static error, and a resistance in series leads to a flat gain at higher frequency, insuring a correct phase margin. This configuration is illustrated on figure 18.


As shown in figure 18 an additional noise filtering capacitor of 2.2 nF is generally needed to avoid any high frequency interference.

It can be also interesting to implement a slope compensation when working in continuous mode with duty cycle higher than 50%. Figure 19 shows such a configuration. Note that R1 and C2 build the classical compensation network, and Q1 is injecting the slope compensation with the correct polarity from the oscillator sawtooth.

# **EXTERNAL CLOCK SYNCHRONIZATION:**

The OSC pin provides a synchronisation capability, when connected to an external

Figure 17: Latched Shut Down



frequency source. Figure 20 shows one possible schematic to be adapted depending the specific needs. If the proposed schematic is used, the pulse duration must be kept at a low value (500ns is sufficient) for minimizing consumption. The optocoupler must be able to provide 20mA through the optotransistor.

## PRIMARY PEAK CURRENT LIMITATION

The primary IDPEAK current and, as resulting effect, the output power can be limited using the simple circuit shown in figure 21. The circuit based on Q1, R<sub>1</sub> and R<sub>2</sub> clamps the voltage on the COMP pin in order to limit the primary peak current of the device to a value:

Figure 18: Typical Compensation Network





Figure 20: External Clock Synchronization



$$I_{DPEAK} = \frac{V_{COMP} - 0.5}{H_{ID}}$$

where:

$$V_{COMP} = 0.6 \ x \ \frac{R_1 + R_2}{R_2}$$

The suggested value for  $R_1+R_2$  is in the range of  $220K\Omega$ .

## **OVER-TEMPERATURE PROTECTION:**

Over-temperature protection is based on chip temperature sensing. The minimum junction temperature at which over-temperature cut-out occurs is 140°C while the typical value is 160°C. The device is automatically restarted when the junction temperature decreases to the restart temperature threshold that is typically 40°C below

Figure 19: Slope Compensation




Figure 21: Current Limitation Circuit Example





Figure 22: Recommended layout



### **LAYOUT CONSIDERATIONS**

Some simple rules insure a correct running of switching power supplies. They may be classified into two categories:

- To minimise power loops: the way the switched power current must be carefully analysed and the corresponding paths must present the smallest inner loop area as possible. This avoids radiated EMC noises, conducted EMC noises by magnetic coupling, and provides a better efficiency by eliminating parasitic inductances, especially on secondary side.
- To use different tracks for low level signals and

power ones. The interferences due to a mixing of signal and power may result in instabilities and/or anomalous behaviour of the device in case of violent power surge (Input overvoltages, output short circuits...).

In case of VIPer, these rules apply as shown on figure 22. The loops C1-T1-U1, C5-D2-T1, C7-D1-T1 must be minimised. C6 must be as close as possible from T1. The signal components C2, ISO1, C3 and C4 are using a dedicated track to be connected directly to the source of the device.