

Via Santa Maria Maddalena 12, 38100 Trento, Italy tel. +39-0461-260 552 - fax + 39-0461-260 617 e-mail: info@neuricam.com; http://www.neuricam.com

VISTA 320 x 256 Digital Camera

PRELIMINARY DATA SHEET

Rel. 09/99

KEY FEATURES

- Full-frame CMOS active-pixel grey level image sensor with digital interface. It allows a complete digital camera to be assembled with only a few passive external components and does not require a frame grabber
- High dynamic range logarithmic response to light
- Non integrating continuos current reading pixels
- 320 x 256 -pixel resolution, 8-μm pitch square pixels, array size 2.560 x 2.048 mm², true random read operation
- Integrated video amplifier and analog-to-digital converter with 10-bit resolution
- · Sensitivity adjustment circuit for operation under different illumination conditions
- Typical sensitivity: 2 lux with f=1.2
- Acquisition rate of 2 M pixels/s, corresponding to frame rates of up to 50 frames/s
- Implemented in CMOS technology for integration of functions which require several additional chips if conventional CCDs are employed
- Single 3.3-V operating voltage
- Low operating current: 50 mA typical
- Evaluation board of single-chip camera including interface to a personal computer and software drivers available.

APPLICATIONS

- Embedded cameras
- · Industrial inspection and control
- Robotics
- 3D laser object reconstruction
- Automotive

GENERAL DESCRIPTION

VISTA is a monolithic full-frame active-pixel grey level image sensor with on-chip analog-to-digital converter and microprocessor interface. It uses conventional CMOS technology and integrates video amplifier, analog-to-digital converter and a bus interface. It permits the assembly of a compact and low-cost single-chip digital camera with the addition of only a few passive components. It can be connected directly to a microcomputer or a microcontroller and is easily adapted to user requirements. The digital camera VISTA can operate at a frame rate of up to 50 frame/s with a resolution of 10 bits.

Rel. 5/99




Fig. 1 Simplified camera block diagram.




Fig. 2 Detailed camera block diagram.

Digital Camera VISTA

NeuriCam

PIN CONFIGURATION – 64 PIN LCC package with glass window

	D L _ T E S T I	EST1N	D D P	М О М	0 5	9 0	0 7	8 0	6 0	R 0	R 1	R 2	ж 3	A 4	NADC	N O				
	>	-	>	O	Ω	Ω	Ω	Ω	Ω	⋖	⋖	⋖	⋖	∢	0	0				
	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41				
SPARE 1	57															,	40	ONF	REF	
SPARE2	58															3	39	CLK	(_ T E	STN
D O 4	59															3	38	ARS	5	
D O 3	60															3	37	AR6	3	
D O 2	61															3	36	AR7	,	
D O 1	62							VIS	TA							3	35	VEX	(T _ E	N
D O 0	63					Pa	ckag	je p	in d	iagr	am					3	34	V D D	В	
A C 8	64						тоі		V	ΙEV	N/					3	33	GNE	В	
A C 7	1								٧	I E V	v					3	32	VIN	1 +	
A C 6	2															3	31	VIN	1 -	
A C 5	3															3	30	VCN	1	
A C 4	4															:	29	VRE	F	
A C 3	5															:	28	V D E) A	
GND	6															2	27	GNE) A	
PH1_TEST	7															1	26	VRE	FP	
P H 2 _ T E S T	8	40		40	40		45	40		40	40						25	VRE	FN	
	9			12	13	14	15	16	17	18 	19	20	21 	22	23	24				
	S Р А R E 3	SPARE4	0 0 ^	CLK	и О	A C 2	A C 1	A C 0	+ + 1 0 0 >	- T U O V	B_OUTAMP	IBVAMP	IBTL	< B G	V C M 2	V D L _ I N				

PIN DESCRIPTION

Clock - 20 MHz nominal - 50% duty cycle
Row address bus. AR7 is the MSB
Column address bus. AC8 is the MSB. Allowed range 0-319d
Digital video data output. DO9 is the MSB. Bus can be trista-ted
Output enable for DO output bus. Active low
Enable VIN+, VIN- inputs. Active low
Did. 11
Bitline bias current
Video amplifier bias current
Bias current for output amplifiers
Video line reference voltage
Common mode voltage for video amplifier and A/D converter
Bandgap reference voltage or A/D converter
External differential analog input, positive node (in mode 1).
Video Line Output (in mode 3).
External differential analog input, negative node (in mode 1). VREF Output (in mode 3).
Differential analog output. Positive node
Differential analog output. Negative node
2 More man and grown roganity mode
Bypass video amplifier. Active low
Disconnect CLK input from PH1 PH2 generator and connect PH1_TEST, PH2_TEST. Active low
direct PH1 input
direct PH2 input
Enable test of video line by enabling VDL_IN. Active low.
Power down control for ADC. 1= normal operation
Power down control for ADC reference generator. 1=normal operation
Power down control for ADC common mode voltage generator. 1=
normal operation
Input to force video line with external voltage
Spare input pin
Digital ground
Digital supply voltage (3.3 V)
Analog ground
Analog supply voltage
Ground for biasing of substrate
Supply voltage for biasing of wells
Ground for pad drivers
Supply voltage for pad drivers
))

NOTES:

(1): D = digital line; A= analog line; I= input; O = output, S= supply

All digital inputs have TTL thresholds. All digital inputs have weak (70 Kohm) pull-ups. The pins marked with * can be connected only in CCC64 package.

Package:

64 CCC ceramic 40 mil pin pitch with glass window

Alternatively, 44 CC leadless ceramic 40 mil pitch with glass window

VISTA - Pin cross-reference list

ADI	DRESS	OUTPUT		CONTROL		POWE	ER	TEST	
AC0	16	DOUT0	63	CLK	12	GND	6	TEST1N	55
AC1	15	DOUT1	62	OEN	13	VDD	11	CLK_TESTN	39
AC2	14	DOUT2	61	VEXT_EN	35			PH1_TEST	7
AC3	5	DOUT3	60			GNDA	27	PH2_TEST	8
AC4	4	DOUT4	59	IBTL	21	VDDA	28	VDL_TESTN	56
AC5	3	DOUT5	52	IBVAMP	20			ONADC	42
AC6	2	DOUT6	51	IBOUTAMP	19	GNDB	33	ONREF	40
AC7	1	DOUT7	50	VREF	29	VDDB	34	ONCM	41
AC8	64	DOUT8	49	VCM	30			VDL_IN	24
		DOUT9	48	VBG	22	GNDP	53	VREFP	26
AR0	47			VIN+	32	VDDP	54	VREFN	25
AR1	46			VIN-	31			VCM2	23
AR2	45			VOUT+	18				
AR3	44			VOUT-	17			SPARE1	57
AR4	43							SPARE2	58
AR5	38							SPARE3	9
AR6	37							SPARE4	10
AR7	36								

DETAILED DESCRIPTION

The architecture of the sensor is shown in figure 1. figure 2 shows detailed circuit diagram. The sensor operates in conjunction with a host microcomputer or microcontroller connected through a data bus carrying the video data to the processor, an address bus which defines the address of the pixel to be read and a set of control lines. As shown in Figure 1, the sensor comprises an array of 320 x 256 pixels, a video amplifier and 10-bit pipeline A/D converter. Single pixel selection is achieved by row and column decoders; the row decoder selects one row and the column decoder selects one of 320 pixels of this row and connects it to the video amplifier. The signal from the video amplifier is converted by the ADC to digital format. Control, timing and interface logic permits simple connection to a digital bus.

Photosensor array

The array of photodiodes converts the incoming light into a continuos current. No charge integration occurs in the sensor and therefore pixels can be read instantaneously at any time. The generated current of the photodiodes is linearly related to the intensity of the incident light. The biasing circuit of the photodiode posseses a logarithmic characteristic which results in an output voltage which is logarithmically correlated to the incident light. A voltage amplifier within the pixel connects the pixel to a vertical bit-line through a switch driven by the row decoder. Each bit-line is then connected to a global video-line through a set of switches driven by the column decoder. The pixels are square and have an area fill-factor of 0.85. Eight dummy rows and columns are placed on the four edges of the array for better photoresponse uniformity. The size of active portion of the photo-diode array is 2.560 mm x 2.048 mm. The 320 x 256 – pixel resolution can be used for \(^{1}4\) VGA 320 x 240 resolution or for 256 x 256 resolution. Any other type of subsampling is achievable by simple addressing of the desired pixels.

Operation and timing of the camera

A control block provides all the internal timing signals. In a typical sequence of operation, row and column addresses AR AC are supplied by the user, so that a row of pixels is selected by the row decoder and the data from the selected column of pixels is put on the video amplifier via the video-line. The differential video amplifier amplifies the voltage signal of the video-line by a factor of 2. The resulting signal is then converted to digital by the analog-to-digital converter. The A/D conversion is performed by 10-bit pipeline A/D converter which supplies digital output data to the DO bus with a latency time of 5 clock cycles. The total latency from address valid to data output valid is 7 clock cycles.

In normal operation, one pixel is always selected by the binary value present on the two address busses and the camera continuously converts to digital the signal of this pixel. Both row and column address values should be changed on a rising clock edge only and remain stable for the rest of the cycle as they are not internally latched. A master clock CLK provides the timing for the whole circuit.

A set of voltage references and biasing currents are needed for the charge amplifiers and the analog-to-digital converters. These can be conveniently generated with external resistors from the supply voltage. A number of test lines are provided for production testing of the camera and can be ignored in normal operation.

ELECTRICAL CHARACTERISTICS

SENSITIVITY ADJUSTMENT

The following bias adjustment are adequate for typical operation:

$IBTL^{(*)}$	100	uA
IB_VAMP ^(*)	200	uA
IB_OUTAMP ^(*)	1	mA
VREF	850	mV
VCM	1.50	V
VBG	1.25	V

VCM2(**) VCM VREFP(**) VCM + 0.5 V VREFN(**) VCM - 0.5 V

(*) Currents are injected into the device.

(**) Necessary in test mode only. To be left floating during normal operating mode.

MODES DESCRIPTION

The modes of operation are summarised in the table below:

MODE	VEXT	TEST	VDL	DESCRIPTION
	EN	1N	TESTN	
0	1	1	1	Normal operating mode. Default, if test-pins are
				disconnected.
1	0	1	1	ADC differential inputs are connected to VIN+ and VIN-
1	U	1	1	pins (used as inputs). The sensor array is disconnected.
				Bypass Video Amplifier: the Video Line is connected
2	1	0	X	directly to non-inverting input of ADC and VREF pin is
				connected to the inverting input.
				Bypass Video Amplifier and Monitoring: besides being
3	0	0	X	connected to the ADC, the Video Line is also connected
				to VIN+ pin and VREF is also connected to VIN- pin
				(used as outputs).
				Disable Sensor Array: the sensor array is turned off and
	X	X	0	the Video Line is connected to the VDL_IN pin.
				This function operates in modes 2 and 3.

Absolute maximum ratings

Operating temperature	-15 °C to 110 °C
Storage temperature	- 55 °C to 150 °C
Voltage on any pin to V _{SS}	- 0.5 to 4.5 V
Power dissipation	450 mW @ 20 MHz, 3.3V

Operating conditions

Symbol	Parameter	Min	Nom	Max	Units
T_A	Ambient temperature under bias	-15		110	°C
V_{DD}	Digital supply voltage	3.0	3.3	3.6	V

F_{CLK}	Master clock frequency	0.01	20	MHz

DC characteristics (over specified operating conditions)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{IH}	Input "high" voltage	TTL inputs	2.0		$V_{DD} + 0.5$	V
V_{IL}	Input "low" voltage	TTL inputs	-0.5		0.8	V
I_{IH}	Input "high" current	TTL inputs			±10	μΑ
I_{IL}	Input "low" current	TTL inputs			±200	μΑ
I _{OT}	Output three-state leakage				±10	μΑ
V _{OH}	Output "high" voltage	Іон=-4 mA	V _{DD} - 0.4			V
V _{OL}	Output "low" voltage	I _{OL} =4 mA			0.4	V
FSLH	Output slew factor (low-to-high transition)				0.08	ns/pF
FSLL	Output slew factor (high-to-low transition)				0.05	ns/pF
R _{PU}	Weak pullup on TTL input			70		Kohm
CPIN	Pin capacitance (any pin to V _{SS})			5.0		pF
I_{DD}	Supply current (active mode)	f _{CLK} =20 MHz		50		mA


AC PARAMETERS (over specified operating conditions)


External clock drive


Symbol	Parameter	Min	Max	Units
1/t _{CLK}	Clock frequency	0.1	16	MHz
T _{CLK}	Clock period	62.5	10000	ns
T _{CLKH}	Clock high time	20		ns
TCLKL	Clock low time	20		ns
T _{CLKR}	Clock rise time		20	ns
TCLKF	Clock fall time		20	ns

External clock drive waveforms









Rel. 5/99

ELECTRO-OPTICAL CHARACTERISTICS

Array resolution 320 x 256
Pixel pitch 8 µm x 8 µm

Till 6 x x x 8

Fill factor 0.85

Array size 2.560 mm x 2.048 mm

ADC resolution 10 bit
Differential non-linearity 1/2 LSB
Integral non-linearity 1 LSB

 $\begin{array}{lll} \text{Dark Current} & \text{t.b.d. nA/cm}^2 @ 25 \text{ C} \\ \text{Peak Responsivity} & 0.2 \text{ A/W} & @ 600 \text{ nm} \\ \text{Sensitivity} & 2 \text{ lux (with f=1.2)} \end{array}$

Fixed-pattern noise t.b.d.

Dynamic Range 120 dB

Input referred noise t.b.d. e⁻ @ 50 % saturation exposure, @ 650 nm

APPLICATIONS

The complete digital camera only requires the sensor chip and a minimal number of external passive components for the generation of bias voltages and currents for the sensor, a simple power supply and a clock oscillator. Several of these functions are available in the host system and therefore do not require extra components in a typical system.


A possible connection to a microprocessor requiring only an external decoder is the following:

VISTA		MICROPROCESSOR
D[7:0]	<>	DATA[7:0]
A[1:0]	<	ADDRESS[1:0]
RDN	<	READN
WRN	<	WRITEN
CSN	<	DECODED HIGH ADDRESSES
EOF	>	INTERRUPT
LE	>	INTERRUPT
RESETN	<	RESETN

A typical programming sequence of the processor is the following:

PACKAGE DETAILS

64-pin leadless LCC package with 40 mil pin pitch



Height of photosensor plane from seating plane of package $H1 = 1.1 \pm 0.1$ mm

Total height of package including glass lid H2 = 2.0 mm


Thickness of glass lid H3 = 0.5 mm

Lid charactristics: optical glass; n=t.b.d.

Rel. 5/99

SENSOR POSITION

TOP VIEW



Photosensor array position and orientation within package. All dimensions are in mm.

 $L1 = 7.87 \pm 0.1 \text{ mm}$ $L2 = 8.66 \pm 0.1 \text{ mm}$