# N-Channel Enhancement-Mode Vertical DMOS FETs

## **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	I <sub>D(ON)</sub>	Order Number / Package		
BV <sub>DGS</sub>	(max)	(min)	TO-92		
500V	60Ω	150mA	VN0550N3		

#### **Features**

- ☐ Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- □ Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- ☐ High input impedance and high gain
- □ Complementary N- and P-channel devices

## **Applications**

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

#### **Absolute Maximum Ratings**

Drain-to-Source Voltage	$BV_{DSS}$		
Drain-to-Gate Voltage	$BV_{DGS}$		
Gate-to-Source Voltage	± 20V		
Operating and Storage Temperature	-55°C to +150°C		
Soldering Temperature*	300°C		


<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.

#### **Advanced DMOS Technology**

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Package Option**



11/12/01

### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	$ heta_{ m jc}$ $^{\circ}$ C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	78mA	250mA	1.0W	125	170	78mA	250mA

<sup>\*</sup> I<sub>D</sub> (continuous) is limited by max rated T<sub>j</sub>.


# Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter		Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	N0550	500			V	$V_{GS} = 0V, I_{D} = 1mA$	
V <sub>GS(th)</sub>	Gate Threshold Voltage		2		4	V	$V_{GS} = V_{DS}$ , $I_D = 1mA$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature			-3.8	-5.0	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 1mA$	
I <sub>GSS</sub>	Gate Body Leakage				100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current				10	μΑ	$V_{GS} = 0V$ , $V_{DS} = Max$ Rating	
					1	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I <sub>D(ON)</sub>	ON-State Drain Current			100		mA	$V_{GS} = 5V, V_{DS} = 25V$	
			150	350			V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V	
R <sub>DS(ON)</sub>	Static Drain-to-Source			45			$V_{GS} = 5V$ , $I_D = 50mA$	
	ON-State Resistance			40	60	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 50mA	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			1	1.7	%/°C	$V_{GS} = 10V, I_D = 50mA$	
G <sub>FS</sub>	Forward Transconductance		50	100		mប	$V_{DS} = 25V, I_{D} = 50mA$	
C <sub>ISS</sub>	Input Capacitance			45	55	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz	
C <sub>OSS</sub>	Common Source Output Capacitance			8	10			
C <sub>RSS</sub>	Reverse Transfer Capacitance			2	5			
t <sub>d(ON)</sub>	Turn-ON Delay Time				10			
t <sub>r</sub>	Rise Time				15	ns	$V_{DD} = 25V,$ $I_{D} = 150mA,$ $R_{GEN} = 25\Omega$	
t <sub>d(OFF)</sub>	Turn-OFF Delay Time				10	] 113		
t <sub>f</sub>	Fall Time				10			
$V_{SD}$	Diode Forward Voltage Drop			0.8		V	$V_{GS} = 0V, I_{SD} = 0.5A$	
t <sub>rr</sub>	Reverse Recovery Time			300		ns	$V_{GS} = 0V, I_{SD} = 0.5A$	

#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test:  $300\mu s$  pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


# **Switching Waveforms and Test Circuit**








# **Typical Performance Curves**


















# **Typical Performance Curves**







On-Resistance vs. Drain Current









11/12/01