


#### Multi-Gigabit Interconnect Chip

#### Features

- 4 ANSI X3T11 Compatible Fibre Channel Transceivers
- Over 8 Gb/s Duplex Data Rate
- 8B/10B Encoder/Decoder per Channel
- · Elastic Buffers for Channel-to-Channel Alignment
- · Received Data Aligned to Recovered Clock or **REFCLK Input**

- Deskewing of +/- 2 bits Cable Skew at the Receiver
- On Chip Clock Multiplier Generates Baud Rate Clock
- Automatic Lock-to-Reference
- 3.3V Supply, 4.3W
- 160-Pin Thermally Enhanced PQFP

### VSC7214 Block Diagram



## General Description

The VSC7214 is a quad 8-bit parallel-to-serial and serial-to-parallel transceiver chip used for high bandwidth interconnection between busses, backplanes, or other subsystems. Four Fibre Channel compatible transceivers provide up to 8.32 Gb/s of duplex data transfer. Each channel can be operated at a maximum data transfer rate of 1040Mb/s (8 bits at 130MHz) or a minimum rate of 784Mb/s (8 bits at 98MHz). For the entire chip in duplex mode, the aggregate transfer rate is between 6.3Gb/s and 8.3Gb/s. The VSC7214 contains four 8B/10B encoders, serializers, derserializers, 8B/10B decoders and elastic buffers which provide the user with a simple interface for transferring data serially and recovering it correctly on the receive side.

10/22/98



## Preliminary Datasheet VSC7214

### Functional Description

#### **Transmitter Data Bus**

The VSC7214 bus interface has four 8-bit input characters of transmit data, **Tn(7:0)** ['n' refers to the channel letter] along with a common transmit clock (**REFCLK**) which clocks all four channels simultaneously. **REFCLK** is also used as the reference clock for the on-chip clock multiplying PLL and can be operated at either 1/10 or 1/20 of the serial data rate depending upon the **DUAL** input. When **DUAL** is LOW, **REFCLK** is 1/10th of the baud rate and latches data on the rising edge of **REFCLK**. In this single-edge mode, **REFCLK** should be running between 90MHz and 120MHz (See Figure 5). When **DUAL** is HIGH, the frequency of **REFCLK** should be half of the byte transfer rate, ranging between 45MHz and 60MHz and the clock multiplier generates the internal baud rate clock at 20 times **REFCLK**. (See Figure 6)

Note that **REFCLK** is input to a PLL which generates the actual clock that latches the **Tn(7:0)** into the VSC7214and is NOT used to directly latch the data. This is an especially important issue when **DUAL** is HIGH since the falling edge is <u>NOT</u> used. The PLL places the 2x rising edges coincident with the **REFCLK** rising edge and halfway between the **REFCLK** rising edges in this mode.

C/Dn is provided at each input port to control the transmitted data along with KCHAR and WSYNC as shown in Table 1. Normally C/Dn is LOW in order to transmit data. If C/Dn is HIGH and KCHAR is LOW, then a Fibre Channel defined IDLE Character (K28.5 = '0011111010' or '1100000101' depending on disparity) is transmitted and the data bus is ignored. If C/Dn is HIGH and KCHAR is HIGH, a set of special Fibre Channel defined characters are selected by the data bus (see Table 2). If C/Dn and WSYNC are HIGH then a special Word Sync Event is transmitted.

**Table 1: Transmit Data Controls** 

WSYNC	KCHAR	C/Dn	Encoded 10-bit Output
X	0	0	Data Character
0	0	1	Idle Character
X	1	0	Data Character
0	1	1	Special Kxx.x Character
1	X	1	Word Sync Event

#### 8B/10B Encoder

Each channel contains an 8B/10B encoder which translates the 8-bit input data into a 10-bit encoded data character (See Appendix A). When **KCHAR** is LOW and **C/Dn** signal is HIGH, the encoder ignores **Tn(7:0)** and generates an **IDLE** character (K28.5). If the **C/Dn** and **KCHAR** are both HIGH, then **Tn(7:0)** selects the special data character shown in Table 2. If **Tn(7:0)** does not contain a value listed in the Table 2 when **C/Dn** and **KCHAR** are HIGH, then the output of the encoder is undefined. It is the user's responsibility to provide data on **Tn(7:0)** when **C/Dn** and **KCHAR** are HIGH.



Multi-Gigabit Interconnect Chip

Table 2: Special Characters (Selected when C/Dn and KCHAR are HIGH)


Code	Tn(7:0)	Comment	Code	Tn(7:0)	Comment
K28.0	000 11100	User Defined	K28.6	110 11100	User Defined
K28.1	001 11100	User Defined	K28.7	111 11100	User Defined
K28.2	010 11100	User Defined	K23.7	111 10111	User Defined
K28.3	011 11100	User Defined	K27.7	111 11011	User Defined
K28.4	100 11100	User Defined	K29.7	111 11101	User Defined
K28.5	101 11100	IDLE	K30.7	111 11110	User Defined

#### Serializer

The 10-bit output from the encoder is fed into a multiplexer which serializes the parallel data using the synthesized transmit clock. The least significant bit, **Tn0**, is transmitted first. The serial output ports (**TXn**) consist of differential PECL output buffers operating at either 10 or 20 times the input clock rate. A loop back control pin, **LBEN**, is provided to internally connect the four serial outputs directly to their corresponding serial inputs on the chip for on-chip diagnosis. When **LBEN** is asserted HIGH, **TXn+** is HIGH and **TXn-** is LOW. When **LBEN** is LOW, the TXn outputs are enabled and the internal loopback path is disabled.

#### Word\_Sync Generation

Figure 1: Word Sync Event Timing





## Preliminary Datasheet VSC7214

#### Receiver Interface

#### **Clock and Data Recovery**

At the receiver, each channel contains an independent clock recovery unit (CRU) which accepts the differential serial inputs on the **RXn** PECL input pins (when **LBEN** is LOW), extracts the high-speed clock and retimes the data. For the purposes of on-chip diagnostics, if **LBEN** is HIGH, internal transmit data will be connected to the clock recovery inputs and the **RXn** pins will be ignored. The CRU is completely monolithic and requires no external components. It automatically locks on data and if the data is not present, will automatically lock to the **REFCLK**. This maintains a very well behaved recovered clock, **RCLK/RCLKN** which does not contain any slivers and will operate at a frequency of the **REFCLK** reference +/- 100 ppm. The use of an external Lock-to-Reference pin is not needed.

The Clock Recovery Unit must perform bit synchronization which occurs when the CRU locks onto and properly samples the incoming serial data as described in the previous paragraph. When the CRU is not locked onto the serial data, the 10-bit data out of the decoder is invalid which results in numerous 8B/10B decoding errors or disparity errors. When the link is disturbed (i.e. cable disconnected) then the CRU will require a certain amount of time to lock onto data which is specified in the AC Timing Specification for "Data Acquisition Lock Time".

#### **Deserializer and Character Alignment**

The retimed serial data stream is converted into 10-bit characters by the deserializer which uses a clock generated by dividing down the recovered high-speed clock. A special 7-bit "Comma" pattern ('0011111xxx' or '1100000xxx') is recognized by the receiver and allows it to identify the 10-bit character boundary. Note that this pattern is found in three special characters, K28.1, K28.5 and K28.7, however, K28.5 is chosen as the unique IDLE character. Only K28.1 and K28.5 are recognized by the receiver as defining the character framing boundary.

Character alignment occurs when the deserializer aligns incoming serial data to the proper location within the 10-bit character. If the receiver identifies four consecutive "Comma" patterns in the incoming data stream which are misaligned to the current framing location then the receiver will resynchronize the recovered data in order to align the data to the new "Comma" patterns. Resynchronization ensures that the "Comma" character is output on the internal 10-bit bus so that bits 0 through 9 equal '0011111xxx' or '1100000xxx'. If the 4 "Comma" patterns are aligned with the current framing location then resynchronization will not change the current alignment. Resynchronization is always enabled and cannot be turned off. After character resynchronization the VSC7214 ensures that within a channel, the 8-bit data sent to the transmitting VSC7214 will be recovered by the receiving VSC7214 in the same bit locations as the transmitter (i.e. Tn(7:0) = Rn(7:0)).

#### 10B/8B Decoder

The 10-bit character from the descrializer is decoded in the 10B/8B decoder as described in Appendix A, Table 14 (for Data Characters) and Table 15 (for Special Kxx.x Characters). If the 10-bit character does not match any valid value, then an Out-of-Band Error is generated which is output on the receiver status bus. Similarly, if the running disparity of the character does not match the expected value, a Disparity Error is generated. Appendix A discusses disparity which will not be described in this text.



Multi-Gigabit Interconnect Chip

#### **Elastic Buffer and Channel Deskewing**

Elastic buffers are provided on the four receiver channels in order to align the decoded data to both the selected word clock (i.e. either RCLK/RCLKN or REFCLK) as well as to the other channels. The VSC7214 outputs recovered data on Rn(7:0) and status on ERRn, IDLEn and KCHn timed to either Channel A's recovered clock (RCLK/RCLKN) if RCLKEN is HIGH or REFCLK if RCLKEN is LOW. Since the serial data into the four channels may be generated by transmitters having slightly different REFCLK frequency and or phase, the elastic buffers are required to provide channel to channel alignment. Even if the four serial inputs are generated from the same REFCLK, differences in routing may introduce phase differences between the four channels which require deskewing in the elastic buffers.

If **RCLKEN** is HIGH, Channel A's recovered word clock (**RCLK/RCLKN**) are complementary outputs at 1/10th or 1/20th the baud rate of the incoming data depending upon **DUAL**. If **RCLKEN** is LOW, then **RCLK** is HIGH, **RCLKN** is LOW and the data/status are timed to **REFCLK**. If **DUAL** is HIGH, all data at the four output ports are synchronously clocked out on both positive and negative edges of the selected word clock at 1/20th the baud rate. If **DUAL** is LOW, the data is clocked out of the VSC7214 only on the rising edge of the selected word clock at 1/10th the baud rate. The term "word clock" will be used for whichever clock, **RCLK/RCLKN** or **REFCLK**, is selected by **RCLKEN**. The timing waveforms of the output data/status are shown in Figures 8 and 9.

The data coming from the decoder is clocked into the elastic buffer by the recovered clock from the channel's CRU. The data is clocked out of the elastic buffers with word clock. The channel's recovered clock could have a different phase and frequency than the word clock. If the word clock is of the same frequency as the **REFCLK** on all four transmitters which provide data to the receiver, then **FLOCK** should be HIGH. If any of the transmitters are at a different frequency than the word clock, then **FLOCK** must be LOW.

When **FLOCK** is LOW, in order to accommodate the differences between the transmit REFCLKs and the word clock, elastic buffers are incorporated in the VSC7214 for passing data across the internal recovered clock boundary to the word clock domain. As a result of these frequency differences, it is necessary to insert or delete IDLE characters on channels as the word clock drifts in phase relative to the recovered parallel data stream. Between "Packets" an IDLE must be simultaneously transmitted from all four channels so that the IDLE can be dropped by all four channels simultaneously or another IDLE can be added afterwards. It is the user's responsibility to ensure that the frequency at which IDLEs are simultaneously transmitted on each channels accommodates the frequency differences in their system architecture. Not meeting the IDLE density requirements could result in Underun/Overun Errors.

The elastic buffer is designed to allow a maximum phase drift of +2 or -2 serial clock bit times between resynchronizations, which sets a limit on the maximum data packet length allowed between IDLEs. This maximum packet length depends on the frequency difference between the transmitting and receiving devices **REFCLKs**. Let "Delta-Theta" represent phase drift in bit times, and let 2PI represent one full 10-bit character of phase drift. Limiting phase drift to two bit times means the following equation must be met:

(1) Delta-Theta  $\leq$  0.2 \* 2PI

Let L be the number of 10-bit characters transmitted, and let DeltaF be the frequency offset in ppm. The total phase drift in bit times is given by:

(2) DeltaTheta =  $(DeltaF/10^6) * L * 2PI$ 

A simple expression for maximum packet length as a function of frequency offset is derived by substituting (2) in (1) and solving for L:



## Preliminary Datasheet VSC7214

 $(3) L \le (0.2 * 10^6) / DeltaF$ 

As an example, if the frequency offset is 200 ppm, then the maximum packet length should not be more than 1 KBytes. To increase the maximum packet length (L), decrease the frequency offset (DeltaF).

The maximum skew tolerance between the serial lines for all four channels to maintain synchronous operation is +/- 2 serial clock bit times. Multiple VSC7214 devices can also be used in synchronous operation if the skew between all serial input pairs is maintained less than +/- 2 serial clock bit times.

#### **Word Alignment**

Depending upon the operational mode of the VSC7214, the receiver may also have to perform Word Alignment where data from all four channels are related. If the data from all four channels on the transmitting VSC7214 (i.e. the 4 **Tn(7:0)** busses) is viewed as a 32-bit word, then the receiving VSC7214 should recover an identical word. For example, if a transmit pattern was 'ABCD', 'EFGH', 'IJKL', ...) the receiver should not recover data words as 'ABGD', 'EFKH', 'IJXL'...". Therefore, a Word Sync Event has been defined which helps the receiving VSC7214 to align the four channels to a single word clock.

Within the receiver there are elastic buffers to deskew the four channels and align them to a common clock. An elastic buffer allows the channels' input to be skewed up to +/-2 bit times in order to accommodate circuit imperfections, differences in transmission delay and jitter. This allows easy implementation of robust systems.


#### **Receiver State Machine**

Each channel contains a Loss of Synchronization State Machine (LSSM) which is responsible for detecting and handling loss of bit, channel, word and word clock synchronization in a controlled manner. There are three states in the LSSM: LOSS\_OF\_SYNC, RESYNC and SYNC\_ACQUIRED as shown in the state diagram of Fig.2. The RESYNC state is entered when four consecutive 10-bit words have been received which contain the 7-bit Comma character (e.g. four consecutive K28.5 IDLE characters). After entering the RESYNC state, the VSC7214 will stay in it until a valid, non-comma transmission is received, then it transitions to the SYNC\_ACQUIRED state indicating a normal operating condition. The LOSS\_OF\_SYNC state is entered whenever four consecutive invalid transmissions have been detected or when the occurrences of invalid transmission outnumber those of valid transmission by four. The VSC7214 receiver will stay in the LOSS\_OF\_SYNC state until four continuous IDLE characters are received and then go into RESYNC state.



#### Multi-Gigabit Interconnect Chip

Figure 2: State Diagram of the Loss of Synchronization State Machine.



#### **Link Status Outputs**

On the receiver output bus, the **ERRn**, **KCHn** and **IDLEn** form status for each channel as shown below. Since this status is encoded, multiple conditions could occur simultaneously so the states are prioritized as indicated (1 being highest priority). For example, if both Out-of-Band and Disparity Errors occur, only an Out-of-Band Error is reported because it has higher priority.



## Preliminary Datasheet VSC7214

**Table 3: Receiver Status Signals** 

ERRn	KCHn	IDLEn	Priority	Link Status
0	0	0	7	Valid Data Transmission: A valid data character with correct disparity was received. The correctly decoded version of this character, per Appendix A, is on Rn(7:0).
0	0	1	1	<b>Underun/Overun Error:</b> The elastic buffer has not been able to add/drop an IDLE when required. Data on <b>Rn(7:0)</b> is invalid.
0	1	0	6	<b>Kxx.x Special Character Detected (not IDLE):</b> A valid 8B/10B special character with correct disparity was received. The correctly decoded version of this character, per Table 2, is on <b>Rn(7:0).</b>
0	1	1	5	<b>IDLE Detected:</b> A valid IDLE character(K28.5) with correct disparity was received. The correctly decoded version of this character, per Table 2, is on <b>Rn(7:0).</b>
1	0	0	3	Out-of-band Error Detected: A character was received which was not a valid 8B/10B data character as defined in Appendix A or a special character as defined in Table 2. Data on Rn(7:0) is invalid.
1	0	1	4	<b>Disparity Error Detected:</b> A character was received which did not have the expected disparity as defined in Appendix A. <b>Rn(7:0)</b> is invalid.
1	1	0	2	<b>Loss of Synchronization:</b> The receiver state machine is in the Loss-of-Sync State. Data on <b>Rn(7:0)</b> is invalid.
1	1	1	2	<b>RESYNC:</b> The receiver state machine is in the Resynchronization state. Data on <b>Rn(7:0)</b> is a decoded version of K28.1, K28.5 or K28.7.

#### **Special Considerations:**

After power-up, each receiver channel must receive a Word Sync Event in order for the elastic buffer to initialize properly. Data received prior to the Word Sync Event may not be recovered correctly. In modular systems where multiple transmitters feed one receiver, it may be difficult to ensure this occurs correctly. However a couple of factors may make it easier to fulfill this requirement. First, the Word Sync Event may be received while **LBEN** is HIGH so that the controller of the VSC7214 requiring initialization may perform it through its own transmitter. Unfortunately this method of initialization does not work effectively if INDEP is LOW and channel-to-channel alignment is required. In this case, the Word Sync Event is used to deskew the channels and must come from the actual transmitters. Secondly, if the channels are independent, the Word Sync Events need not occur simultaneously.

In order for the receiver to become character aligned, four consecutive Commas must be received on the channel to allow the receiver to properly frame the data. It is the user's responsibility to ensure that the receiver is properly aligned prior to sending user data.

The VSC7214 has been carefully designed so that "realignment" of properly aligned data will not result in the loss or repetition of data. However, if character alignment or word alignment takes place in which the relationship of the incoming serial data to the output parallel data is changed, then the potential exists for the data prior to the synchronization event to be corrupted or duplicated. This is acceptable because the misaligned data represents an error condition where data is not valid anyway.



Multi-Gigabit Interconnect Chip

#### **Using Multiple VSC7214s in Parallel**

Multiple VSC7214s can be used in parallel to form wider bus widths. This is accomplished by supplying all "transmitting" VSC7214s with the same **REFCLK** so that all output data is synchronous. On the receive side, all VSC7214s would be supplied with the same **REFCLK** (although it may be different than the REFCLK on the transmitters) and all **RCLKENs** set LOW. This will force the recovered data to be output from all the chips at the same clock edge. This allows proper channel-to-channel alignment across chip boundaries. The Word Sync Output (**WSO**) and Word Sync Input (**WSI**) are added to accomplish synchronization between multiple receivers.

In this case, IDLEs will have to be added to or dropped from all the channels at the same time. In order to implement this, one VSC7214 is arbitrarily chosen as the "Master" and its **WSO** output is driven to the **WSI** inputs of all the VSC7214s in the receiver, including itself. **WSO** is asserted prior to the VSC7214 adding/dropping IDLEs so all the VSC7214s will operate simultaneously. **WSO** uses a simple 3-bit serial protocol, synchronous to **REFCLK**, for indicating to other VSC7214s the required action. '000' indicates no action is required. '101' indicates that Master Channel A has seen a Word Sync Event. The relative timing relationship between seeing a Word Sync Event and seeing '101' on the WSI in the other channels allows these channels to word-synchronize with Master Channel A. '110' indicates that the next IDLE encountered in the receive data stream should be deleted. '111' indicates that an IDLE should be inserted after the next IDLE encountered in the receive data stream. Note that the arbitrarily chosen Master Channel A must be an active channel.

When not using multiple VSC7214s in parallel, **WSI** is still used. If **INDEP** is HIGH, **WSI** should always be LOW. If **INDEP** is LOW, **WSI** should be connected to **WSO**. When using many VSC7214s in parallel, loading on WSO may force the use of a buffer in order to resynchronize WSO to REFCLK. This should be accomplished by delaying every WSI input to another device by three REFCLKs in external circuitry.



## Preliminary Datasheet VSC7214

### Modes Of Operation:

The RCLKEN, FLOCK, INDEP, LBEN and DUAL pins completely configure the VSC7214. LBEN and DUAL have been explained previously. However, the interaction of the other three pins requires some explanation. A brief description of these mode pins is below with detail applications examples of each mode after that.

**Table 4: Summary of Mode Input Pin Function** 


MODE PIN	HIGH	LOW
FLOCK	All 4 receiver channel recovered clocks are frequency locked to the selected character output clock. IDLE insertion/ deletion is disabled.	One or more of the four receiver channels are not frequency locked to the selected character output clock. IDLE insertion / deletion is enabled.
RCLKEN	Rn(7:0) is synchronous to RCLK/RCLKN	Rn(7:0) is synchronous to REFCLK
INDEP	The four receiver channels are considered to be fully independent. Word alignment is not enabled. IDLE insertion/deletion occurs as needed within each channel if <b>FLOCK</b> .= LOW	The four receiver channels are considered to be related. Word alignment is enabled. IDLE insertion/deletion occurs on all 4 channels at the same time if <b>FLOCK</b> = LOW.

#### MODE 0: RCLKEN=LOW, FLOCK=LOW, INDEP=LOW:

This is a common application where a VSC7214 in one system communicates with another system over copper cable or fiber optics (See Figure 3). This could be viewed as a remote 32-bit bus extender. Multiple receivers can be used in parallel because the receiver's output bus is timed to **REFCLK**. The transmitters' **REFCLK** and the receiver's **REFCLK** are at potentially different frequencies. Word Alignment is enabled because all four channels are considered related. Channel A must be active since it is the source for all channel-to-channel alignments. IDLEs must be transmitted on all four channels simultaneously so the **C/Dn** inputs could be connected together. An IDLE on a single channel is not allowed. Consequently, only one of the **IDLEn** receiver output is necessary for determining when all four channels contain IDLEs. IDLEs must be inserted periodically to ensure proper insertion/deletion of IDLEs to accommodate the differences in **REFCLKs**. If only one VSC7214 is used, **WSI** is tied to **WSO**. If multiple VSC7214s are tied together, then one **WSO** is connected to all the **WSI**s. Word Sync Events from the transmitter will initialize the receiver and establish word alignment. After this, IDLEs are added/dropped by the receiver on all channels at the same time.



Multi-Gigabit Interconnect Chip




#### MODE 1: RCLKEN=LOW, FLOCK=LOW, INDEP=HIGH:

This is a common application where a VSC7214 in one system communicates with another system over copper cable or fiber optics (See Figure 4). This could be viewed as a remote Quad 8-bit bus extender. Multiple transmitters may be driving a common receiver. Multiple parts can be used in parallel because the receivers' output bus is timed to **REFCLK**. The transmitters' **REFCLK** and the receiver's **REFCLK** are at potentially different frequencies. Word Alignment is disabled because all four channels are considered independent. A Word Sync Event must still be received by each channel prior to receiving valid user data but is not needed for channel-to-channel alignment. Channel A need not be active. IDLEs must be transmitted on each channel periodically to ensure proper insertion/deletion of IDLEs to accommodate the differences in **REFCLKs**. However, these IDLEs need not occur at similar times. **WSI** should be LOW. Word Sync Events from the transmitter will initialize the receiver's channel. After this, IDLEs are added/dropped by the receiver on each channel independently.



## Preliminary Datasheet VSC7214



#### MODE 2: RCLKEN=LOW, FLOCK=HIGH, INDEP=LOW:

This is a common application where a VSC7214 in one board communicates with another board over a backplane and a common clock source supplies REFCLKs to all VSC7214s. This is identical to Mode 0 (See Figure 3) except all REFCLKs are frequency locked. This could be viewed as a local 32-bit bus extender. Multiple transmitters may be driving a common receiver. Multiple receivers can be used in parallel. The receiver output bus is timed to **REFCLK**. The transmitters' **REFCLK** and the receiver's **REFCLK** are at exactly the same frequencies although they are not necessarily in phase. Word Alignment is enabled because all four channels are related. A Word Sync Event must be received by all four channels prior to transmitting user data but is not needed otherwise. **WSI** should be connected to **WSO**. Channel A need not be active after proper receipt to of the Word Sync Event. Since the system is frequency locked, IDLEs will not be added/dropped so IDLEs may be transmitted on each channel without regard to activity on other channels or IDLE density requirements.

#### MODE 3: RCLKEN=LOW, FLOCK=HIGH, INDEP=HIGH:

This is a common application where VSC7214 in one board communicates with another board over a backplane and a common clock source supplies REFCLKs to both VSC7214s. This is identical to Mode 1 (See Figure 4) but all the REFCLKs in the system are at the same frequency. Unlike Mode 2, the data on each channel has no relationship to each other. This could be viewed as a local Quad 8-bit bus extender. Multiple transmitters may be driving a common receiver. Multiple parts can be used in parallel because the receivers' output bus is timed to **REFCLK**. The transmitters' **REFCLK** and the receiver's **REFCLK** are at exactly the



#### Multi-Gigabit Interconnect Chip

same frequency. Word Alignment is disabled because all four channels are considered independent. A Word Sync Event must still be received by each channel prior to transmitting user data but is not needed otherwise. Channel A need not be active. Since the system is frequency locked, IDLEs will not be added/dropped so IDLEs may be transmitted on each channel without regard to activity on other channels or IDLE density requirements. **WSI** is tied LOW. Word Sync Events from the transmitter will initialize the receiver.

#### MODE 4: RCLKEN=HIGH, FLOCK=LOW, INDEP=LOW:

This mode is not useful. Use Mode 6 instead.

#### MODE 5: RCLKEN=HIGH, FLOCK=LOW, INDEP=HIGH:

This is a common application where multiple VSC7214s in one system communicates with another system over copper cable or fiber optics (See Figure 3). This could be viewed as a remote Quad 8-bit bus extender. Multiple parts cannot be used in parallel because the receivers' output bus is timed to RCLK/RCLKN. The relationship between the transmitters' REFCLKs and the receiver's REFCLK is unimportant. Word Alignment is disabled because all four channels are considered independent. A Word Sync Event must still be received by each channel prior to transmitting user data but is not needed otherwise. Channel A must be active and IDLEs will never be added or dropped from this channel. IDLEs must be transmitted on the other three channels periodically to ensure proper insertion/deletion of IDLEs to accommodate the differences between the transmitters' REFCLKs and Channel A's recovered clock. However, these IDLEs need not occur at similar times. WSI is tied LOW. Word Sync Events from the transmitter will initialize the receiver. After this, IDLEs are added/dropped by the receiver Channels B, C and D as needed independently.

#### MODE 6: RCLKEN=HIGH, FLOCK=HIGH, INDEP=LOW:

This is similar to Mode 2 but the receiver's output bus is timed to Channel A's recovered clock, **RCLK/RCLKN**. This prevents multiple receivers from being used in parallel. No IDLEs are added/dropped. Since **RCLK/RCLKN** is used, the relationship between the transmitter's **REFCLK** and the receiver's **REFCLK** is not important.

#### MODE 7: RCLKEN=HIGH, FLOCK=HIGH, INDEP=HIGH:

This is similar to Mode 3 but the receiver's output bus is timed to Channel A's recovered clock, **RCLK/RCLKN**. This prevents multiple receivers from being used in parallel. Since **RCLK/RCLKN** is used, the relationship between the transmitter's **REFCLK** and the receiver's REFCLK is not important. Since all the transmitters have the same **REFCLK** frequency, IDLEs are not added/dropped.




### **Preliminary Datasheet**

VSC7214

## AC Specifications


Figure 5: Transmit Timing Waveforms With *DUAL* = 0



**Table 5: Transmit AC Characteristics** 

Parameters	Description	Min	Max	Units	Conditions
T <sub>1</sub>	Input Setup time to the rising edge of <b>REFCLK</b>	1.5	_	ns.	Measured between the valid data level of the input and the 1.4V point of <b>REFCLK</b>
T <sub>2</sub>	Input hold time after the rising edge of <b>REFCLK</b>	1.0	_	ns.	

Figure 6: Transmit Timing Waveforms With DUAL = 1




**Table 6: Transmit AC Characteristics** 

Parameters	Description	Min	Max	Units	Conditions
T <sub>1</sub>	Input Setup time to the either edge of <b>REFCLK</b>	1.5	_	ns.	Measured between the valid data level of the input and the 1.4V point of <b>REFCLK</b>
T <sub>2</sub>	Input hold time after the either edge of <b>REFCLK</b>	1.0	_	ns.	



### Multi-Gigabit Interconnect Chip


**Figure 7: Serial Transmit Timing Waveforms** 



**Table 7: Transmit AC Characteristics** 

Parameters	Description	Min	Max	Units	Conditions
$T_{SDR,}T_{SDF}$	TXn+/- rise and fall time	_	330	psec	Measured between 20% to 80% of the valid data level
$T_{LAT}$	Latency from the rising edge of <b>REFCLK</b> to <b>TXn</b> +/-	20bc-0.6ns	20bc-0.1ns	nsec	bc = Bit clocks

Figure 8: Receive Timing Waveforms With *DUAL* = 0



**Table 8: Receive AC Characteristics** 


Parameters	Description	Min	Max	Units	Conditions
T <sub>1</sub>	Output valid time before the rising edge of <b>REFCLK</b> or <b>RCLK</b>	3.0	_	ns.	Measured between the valid data level of the outputs and the 1.4V point of <b>REFCLK</b> or <b>RCLK</b>
T <sub>2</sub>	Output valid time after the rising edge of <b>REFCLK</b> or <b>RCLK</b>	2.0	_	ns.	



## **Preliminary Datasheet**

VSC7214

Figure 9: Receiver Timing Waveforms with DUAL = 1




**Table 9: Receiver AC Characteristics** 

Parameters	Description	Min.	Max.	Units	Conditions
T <sub>1</sub>	Outputs valid prior to RCLK/RCLKN rise	3.0	_	ns.	Measured between the 1.4V point of <b>RCLK</b> or <b>RCLKN</b>
$T_2$	Outputs valid after RCLK or RCLKN rise	2.0	_	ns.	and a valid level of the outputs. All outputs driving 10pF load. (RCLKEN=HIGH)
ΔT <sub>3</sub>	<b>RCLK</b> to <b>RCLKN</b> skew $delay = \frac{10}{f_{baud}} \pm \Delta T_3$	-500	500	ps.	Deviation of the rising edge of <b>RCLK</b> to the rising edge of <b>RCLKN</b> . Nominal delay is 10 bit times.
$\Delta T_4$	Deviation of <b>RCLK</b> / <b>RCLKN</b> period from <b>REFCLK</b> period $T_{RCLK} = T_{REFCLK} \pm \Delta T_4$	-1.0	1.0	%	Whether or not locked to serial data
T <sub>r</sub> , T <sub>f</sub>	Output rise and fall time	_	2.4	nsec	Between $V_{il(max)}$ and $V_{ih(min)}$ , into 10 pf. load.
R <sub>lat</sub>	Latency from <b>RXn</b> +/- to <b>Rn</b> ( <b>7:0</b> )	33bc+5.7ns	84bc+7.4ns	nsec	bc = Bit clock periods ns = Nano second
T <sub>lock</sub>	Data acquisition lock time	_	2500	bc	8B/10B IDLE pattern. Tested on a sample basis



### Multi-Gigabit Interconnect Chip

**Figure 10: REFCLK Timing Waveforms** 




**Table 10: Reference Clock Requirements** 

Parameters	Description	Min	Max	Units	Conditions
FR-11	Frequency Range (for -11 Part)	98	110	MHz	DUAL = 0
178-11	requeries Range (for -11 1 art)	49	55	MHz	DUAL = 1
FR-13	Frequency Range (for -13 Part)	124	126	MHz	DUAL = 0
TK-13	rrequency Kange (for -13 rait)	60	63	MHz	DUAL = 1
FO	Frequency Offset	-200	200	ppm.	REFCLK (Tx) - REFCLK (Rx)
DC	REFCLK duty cycle	35	65	%	Measured at 1.5V
$T_{H}$ , $T_{L}$	REFLCK pulse width	3	_	ns.	
$T_{RCR}$ , $T_{RCF}$	REFCLK rise and fall time	_	1.0	ns.	Between V <sub>il(max)</sub> and V <sub>ih(min)</sub>



## Preliminary Datasheet





### Multi-Gigabit Interconnect Chip

### **Table 11: Pin Description**

Name	I/O	Туре	Pin Description	
Tn(7:0)	I	TTL	<u>Transmit data for channel <u>n</u> synchronous to REFCLK.</u>	
C/Dn	I	TTL	Command/Data for channel n. If KCHAR=C/Dn=LOW, then Tn(7:0) is used to generate transmit data. If KCHAR=C/Dn=HIGH then Special Kxx.x Characters are transmitted based upon the value of Tn(7:0). If KCHAR=LOW and C/Dn=HIGH, IDLE characters are transmitted.	
KCHAR	I	TTL	Special <u>Kxx.x</u> <u>CHAR</u> acter enable. When C/Dn is HIGH, KCHAR controls data sent to the transmitter. When LOW, IDLE characters are sent. When HIGH, Kxx.x special characters are sent as encoded on Tn(7:0).	
WSYNC	I	TTL	Word SYNC enable. When HIGH, each transmitter channel with C/Dn HIGH will transmit the Word Sync Event.	
TXn+, TXn-	О	PECL	Differential serial outputs for Channel n. These pins output the serialized transmidata when LBEN is LOW. When LBEN is HIGH, TXn+ is HIGH and TXn- is LO AC coupling is recommended.	
Rn(7:0)	О	TTL	$\underline{\textbf{R}}$ eceive data for channel $\underline{\textbf{n}}$ synchronous to RCLK/RCLKN if RCLKEN=HIGH or REFCLK if RCLKEN=LOW	
IDLEn	О	TTL	<u>IDLE</u> detect for channel <u>n</u> . When HIGH, an IDLE character has been detected by the decoder and is on Rn(7:0)	
KCHn	О	TTL	$\underline{\mathbf{K}}$ xx.x $\underline{\mathbf{CH}}$ aracter detect for channel $\underline{\mathbf{n}}$ . When HIGH, a special Kxx.x character has been detected by the decoder and is on Rn(7:0)	
ERRn	О	TTL	<b>ERR</b> or detect for channel <b>n</b> . When HIGH, an invalid 10-bit character has been detected or a disparity error has been detected so the data on Rn(7:0) is invalid.	
RXn+, RXn-	I	PECL	Differential serial inputs for Channel n. These pins receive the serialized input data when LBEN is LOW. They are internally biased at VDD/2 with $5K\Omega$ resistors from each pin to VDD and GND. When LBEN is HIGH, these inputs are unused. AC coupling is recommended.	
RCLK/RCLKN	О	TTL	<b>R</b> ecovered <b>CL</b> oc <b>K</b> outputs. If the <i>RCLKEN</i> mode state is HIGH, the recovered data on Rn(7:0) is synchronous to the recovered clock, RCLK/RCLKN. When LOW, recovered data is synchronous to REFCLK, RCLK is HIGH and RCLKN is LOW.	
REFCLK	I	TTL	<b>REF</b> erence <b>CL</b> oc <b>K</b> is used to latch the transmit data and serves as the reference for the clock multiplier PLL at either 1/10th (DUAL=LOW) or 1/20th (DUAL=HIGH) of the serial baud rate. It is also used to synchronize Rx(7:0) when RCLKEN is LOW.	
LBEN	I	TTL	Loop <u>Ba</u> ck <u>EN</u> able. When asserted HIGH, the serial outputs of each channel are connected internally to input, TXn+ is HIGH and TXn- is LOW. When LBEN is LOW, TXn+/- transmits data and RXn+/- receives data.	
RCLKEN	I	TTL	<b>RCLK EN</b> able. When HIGH, the recovered data on Rn(7:0) is synchronous to the recovered clock, RCLK/RCLKN. When LOW, recovered data is synchronous to REFCLK, RCLK is HIGH and RCLKN is LOW.	
INDEP	I	TTL	INDEPendent Receiver Mode. When HIGH, all four receiver channels are considered independent and word alignment is disabled. When LOW, all four receiver channels are considered synchronous and channel-to-channel alignment is enabled.	



# Preliminary Datasheet VSC7214

Name	I/O	Туре	Pin Description
DUAL	I	TTL	<b>DUAL</b> clock Mod. When LOW, REFCLK is 1/10th the baud rate. When HIGH, REFCLK is 1/20th the baud rate.
FLOCK	I	TTL	Frequency <b>LOCK</b> ed Mode. When HIGH, all transmitting devices generating serial data on RXn+/- operate at the same frequency as REFCLK so IDLEs should not be inserted or deleted. When LOW, the two ends of the link are not frequency locked so IDLEs must be inserted and deleted.
WSI	I	TTL	<u>Word Sync Input.</u> When using multiple VSC7214s in parallel, WSI informs other chips when to Insert/Drop IDLEs. When using a single VSC7214, tie WSI to WSO.
WSO	О	TTL	<u>Word Sync Output.</u> When using multiple VSC7214s in parallel, WSO indicates when another chip will Insert or Drop IDLEs at the next opportunity. When using a single VSC7214, tie WSI to WSO.
TEST1# TEST2# TEST3#	I	TTL	Factory TEST inputs. For normal use these should be HIGH.
VDDA		VDD	Analog power supply to PLL.
VSSA		GND	Analog ground to PLL.
VDDD		VDD	Digital power supply.
VSSD		GND	Digital ground.
VDDT		VDD	TTL output power supply.
VSST		GND	TTL output ground.
VDDP		VDD	PECL I/O power supply.



### Multi-Gigabit Interconnect Chip

**Table 12: Package Pinout (By Pin Number)** 

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	VSSD	41	TA0	81	VSST	121	VDDT
2	VDDD	42	TA1	82	RA0	122	ERRD
3	RXD-	43	TA2	83	RA1	123	KCHD
4	RXD+	44	TA3	84	RA2	124	IDLED
5	VSSD	45	TA4	85	RA3	125	VSST
6	RXC-	46	TA5	86	VSST	126	RD7
7	RXC+	47	TA6	87	RA4	127	RD6
8	TEST3	48	TA7	88	RA5	128	RD5
9	WSYNC	49	C/DA	89	RA6	129	VSSD
10	VDDD	50	VSSD	90	RA7	130	VDDD
11	TXD-	51	VDDD	91	VDDT	131	RD4
12	TXD+	52	TB0	92	VSST	132	VSST
13	VDDP	53	TB1	93	IDLEA	133	VDDT
14	TXC-	54	TB2	94	KCHA	134	RD3
15	TXC+	55	TB3	95	ERRA	135	RD2
16	VSSD	56	TB4	96	VSST	136	RD1
17	VDDD	57	TB5	97	RCLK	137	RD0
18	REFCLK	58	TB6	98	RCLKN	138	SST
19	TEST2	59	TB7	99	VDDT	139	VDDD
20	DUAL	60	C/DB	100	FLOCK	140	VSSD
21	LBEN	61	VSSD	101	WSI	141	C/DC
22	VDDA	62	VDDD	102	RCLKEN	142	TC7
23	VSSA	63	VSST	103	INDEP	143	TC6
24	VDDD	64	RB0	104	VSST	144	TC5
25	VSSD	65	RB1	105	WSO	145	TC4
26	TXB+	66	RB2	106	ERRC	146	TC3
27	TXB-	67	RB3	107	KCHC	147	TC2
28	VDDP	68	VDDT	108	IDLEC	148	TC1
29	TXA+	69	VSST	109	VSST	149	TC0
30	TXA-	70	RB4	110	VDDT	150	VDDD
31	VDDD	71	VDDD	111	RC7	151	VSSD
32	KCHAR	72	VSSD	112	RC6	152	C/DD
33	TEST1	73	RB5	113	RC5	153	TD7
34	RXB+	74	RB6	114	RC4	154	TD6
35	RXB-	75	RB7	115	VSST	155	TD5
36	VSSD	76	VSST	116	RC3	156	TD4
37	RXA+	77	IDLEB	117	RC2	157	TD3
38	RXA-	78	КСНВ	118	RC1	158	TD2
39	VDDD	79	ERRB	119	RC0	159	TD1
40	VSSD	80	VDDT	120	VSST	160	TD0



# Preliminary Datasheet VSC7214

#### **Table 13: Package Pinout (By Signal Name)**

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
C/DA	49	RC3	116	TB7	59	VDDD	150
C/DB	60	RC4	114	TC0	149	VDDP	13
C/DC	141	RC5	113	TC1	148	VDDP	28
C/DD	152	RC6	112	TC2	147	VDDT	68
DUAL	20	RC7	111	TC3	146	VDDT	80
ERRA	95	RCLK	97	TC4	145	VDDT	91
ERRB	79	RCLKEN	102	TC5	144	VDDT	99
ERRC	106	RCLKN	98	TC6	143	VDDT	110
ERRD	122	RD0	137	TC7	142	VDDT	121
FLOCK	100	RD1	136	TD0	160	VDDT	133
IDLEA	93	RD2	135	TD1	159	VSSA	23
IDLEB	77	RD3	134	TD2	158	VSSD	1
IDLEC	108	RD4	131	TD3	157	VSSD	5
IDLED	124	RD5	128	TD4	156	VSSD	16
INDEP	103	RD6	127	TD5	155	VSSD	25
KCHA	94	RD7	126	TD6	154	VSSD	36
KCHAR	32	REFCLK	18	TD7	153	VSSD	40
КСНВ	78	RXA-	38	TEST1	33	VSSD	50
KCHC	107	RXA+	37	TEST2	19	VSSD	61
KCHD	123	RXB-	35	TEST3	8	VSSD	72
LBEN	21	RXB+	34	TXA-	30	VSSD	129
RA0	82	RXC-	6	TXA+	29	VSSD	140
RA1	83	RXC+	7	TXB-	27	VSSD	151
RA2	84	RXD-	3	TXB+	26	VSST	63
RA3	85	RXD+	4	TXC-	14	VSST	69
RA4	87	TA0	41	TXC+	15	VSST	76
RA5	88	TA1	42	TXD-	11	VSST	81
RA6	89	TA2	43	TXD+	12	VSST	86
RA7	90	TA3	44	VDDA	22	VSST	92
RB0	64	TA4	45	VDDD	2	VSST	96
RB1	65	TA5	46	VDDD	10	VSST	104
RB2	66	TA6	47	VDDD	17	VSST	109
RB3	67	TA7	48	VDDD	24	VSST	115
RB4	70	TB0	52	VDDD	31	VSST	120
RB5	73	TB1	53	VDDD	39	VSST	125
RB6	74	TB2	54	VDDD	51	VSST	132
RB7	75	TB3	55	VDDD	62	VSST	138
RC0	119	TB4	56	VDDD	71	WSI	101
RC1	118	TB5	57	VDDD	130	WSO	105
RC2	117	TB6	58	VDDD	139	WSYNC	9



### Multi-Gigabit Interconnect Chip

## Absolute Maximum Ratings (1)

Power Supply Voltage, (V <sub>DD</sub> )	0.5V to +4V
PECL DC Input Voltage, (V <sub>INP</sub> )	0.5V to $V_{DD} + 0.5V$
TTL DC Input Voltage, (V <sub>INT</sub> )	0.5V to 5.5V
DC Voltage Applied to Outputs for High Output State	$-0.5$ V to $V_{DD} + 0.5$ V
TTL Output Current (I <sub>OUT</sub> ), (DC, Output High)	50mA
PECL Output Current, (I <sub>OUT</sub> ), (DC, Output High)	50mA
Case Temperature Under Bias, (T <sub>C</sub> )	55° to +125°C
Storage Temperature, (T <sub>STG</sub> )	65°C to +150°C

## **Recommended Operating Conditions**

#### Notes:

(1) CAUTION: Stresses listed under "Absolute Maximum Ratings" may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability.

#### **DC Characteristics**


Parameters	Description	Min.	Тур	Max.	Units	Conditions
V <sub>OH</sub>	TTL output HIGH voltage	2.4	—	_	V	$I_{OH} = -1.0 \text{mA}$
$V_{OL}$	TTL output LOW voltage	_	_	0.5	V	$I_{OL} = +1.0 \text{mA}$
V <sub>IH</sub>	TTL input HIGH voltage	2.0			V	
$V_{\rm IL}$	TTL input LOW voltage	0	_	0.8	V	
$I_{IH}$	TTL input HIGH current	_	50	500	μΑ	V <sub>IN</sub> =2.4V
$I_{\mathrm{IL}}$	TTL input LOW current	_	_	-500	μΑ	V <sub>IN</sub> =0.5V
$\Delta V_{ m OUT}$	PECL differential peak-to-peak output voltage swing	1000	_	2200	mV	$50\Omega$ to $V_{DD}$ - $2.0V$
$\Delta V_{ m IN}$	PECL differential peak-to-peak input voltage swing	400	_	3200	mV	
$V_{DD}$	Power supply voltage	3.14	_	3.47	V	3.3V <u>+</u> 5%
$P_{D}$	Power dissipation	_	4.3	5.1	W	Outputs open
$I_{\mathrm{DD}}$	Supply current	_	1250	1475	mA	Outputs open




## **Preliminary Datasheet**


VSC7214

Figure 12: 160 PQFP Package Outline





Key	Dimensions	Tolerances
Α	4.07	MAX.
A1	.25	MIN.
A2	3.49	±.10
D	31.20	± .25
D1	28.00	±.10
E	31.20	±.25
E1	28.00	±.10
L	.88	+.15/10
е	.65	BASIC
b	.30	±.05
ddd	.12	NOM
Θ	0°-7°	
ccc	.10	MAX.
R1	.20	TYP.
R	.30	TYP.



Package #: 101-285-5 Issue #: 1



Multi-Gigabit Interconnect Chip

## **Package Thermal Characteristics**

The VSC7214 is packaged in an 160 pin, 28 mm Thermally Enhanced PQFP with an exposed heatsink. These packages use industry-standard EIAJ footprints, but have been enhanced to improve thermal dissipation. The construction of the packages are as shown in Figure 13. The VSC7214 is designed to operate with a case temperature up to 95°C. The user must guarantee that the temperature specification is not violated.

Figure 13: Package Cross Section




Table 14: 160-Pin Enhanced PQFP Thermal Resistance


Symbol	Description	Value	Units
$\theta_{\text{ca-0}}$	Thermal resistance from case to ambient, still air	24	°C/W
$\theta_{ca-1}$	Thermal resistance from case to ambient, 1 m/sec air	14	°C/W
$\theta_{\text{ca-2}}$	Thermal resistance from case to ambient, 2 m/sec air	11	°C/W
$\theta_{\text{ca-4}}$	Thermal resistance from case to ambient, 3 m/sec air	10	°C/W



## Preliminary Datasheet VSC7214

### **Ordering Information**

The order number for this product is formed by a combination of the device number, and package type.



-11: 0.98 to 1.10 Gb/s -13: 1.20 to 1.30 Gb/s

#### **Notice**

This document contains preliminary information about a new product in the preproduction phase of development. The information in this document is based on initial product characterization. Vitesse reserves the right to alter specifications, features, capabilities, functions, manufacturing release dates, and even general availability of the product at any time. The reader is cautioned to confirm this datasheet is current prior to using it for design.

## Warning

Vitesse Semiconductor Corporation's product are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without the written consent is prohibited.



Multi-Gigabit Interconnect Chip

### Appendix A: 8B/10B Codes

The VSC7214 provides Fibre Channel specified 8B/10B encoding and decoding with running disparity which bounds the run length of the code and maintains DC balance. This improves the quality of the transmitted data, which makes clock recovery possible at the receiver.

Fibre Channel nomenclature refers to encoded bytes as "transmission characters." The Fibre Channel Standard specifies two kinds of bytes: data bytes and special bytes. Each valid transmission character is given a name using the convention Zxx.x, where Z is the control variable of the unencoded byte. If the byte is a data byte the control character is a "K." The **C/Dn** input provides indicates whether the transmission word is Data (LOW) or a Special Character (HIGH).

The VSC7214 accepts the FC-1, unencoded bit notation as specified below, with H being the most significant bit in a byte.

HGFEDCBA Z

The 8B/10B encoding acts on three bit and five bit sub-blocks respectively as grouped below:

HGF EDCBA

The valid data character name is an annotation of the control character (D or K), plus the decimal value of the second sub-block (EDCBA), plus a decimal point ("."), and the decimal value of the first sub-block (HGF). Refer to the example below:

HGF	EDCBA	FC-1 Notation
1 0 1	11100	FC-1 Value
5	28	Decimal Value
K28.5		Character Name

The 8B/10B encoding adds two additional bits to the transmission character. Bit "i" is added to the five bit sub-block and bit "j" is added to the three bit sub-block. The 8 bit, FC-1 notation expands to the 10 bit encoded notation as shown below:

JHGF IEDCBA

There are two encoded characters for each transmission character. One is for a negative beginning disparity and one is for a positive beginning disparity. Positive disparity refers to more "ones" than "zeros" in the previously transmitted sub-block. Running disparity is calculated per sub-block rather than per character. The use of two encoded transmission characters results in a DC balanced transmission, in which an equal number of zeros and ones are transmitted. Some sub-blocks are disparity neutral, which means that the sub-block contains an equal number of ones and zeros. Disparity neutral sub-blocks cause no



## Preliminary Datasheet VSC7214

changes in current running disparity. The transmitter encodes the input and selects between the two possible 10-bit patterns based upon the current running disparity.

Each transmission character has four representations - character name, unencoded binary representation (FC-1 value), encoded negative running disparity representation, and encoded positive disparity representation. The following table shows all the valid data character values defined by the Fibre Channel Standard. The table after the data characters shows the valid special characters.

The bits are transmitted serially with bit "A" first followed in order by bits "B," "C," "D," "E," "I," "F," "G," "H," and "J."

Table 15:

Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj	Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj
D0.0	000 00000	100111 0100	011000 1011	D0.1	001 00000	100111 1001	011000 1001
D1.0	000 00001	011101 0100	100010 1011	D1.1	001 00001	011101 1001	100010 1001
D2.0	000 00010	101101 0100	010010 1011	D2.1	001 00010	101101 1001	010010 1001
D3.0	000 00011	110001 1011	110001 0100	D3.1	001 00011	110001 1001	110001 1001
D4.0	000 00100	110101 0100	001010 1011	D4.1	001 00100	110101 1001	001010 1001
D5.0	000 00101	101001 1011	101001 0100	D5.1	001 00101	101001 1001	101001 1001
D6.0	000 00110	011001 1011	011001 0100	D6.1	001 00110	011001 1001	011001 1001
D7.0	000 00111	111000 1011	000111 0100	D7.1	001 00111	111000 1001	000111 1001
D8.0	000 01000	111001 0100	000110 1011	D8.1	001 01000	111001 1001	000110 1001
D9.0	000 01001	100101 1011	100101 0100	D9.1	001 01001	100101 1001	100101 1001
D10.0	000 01010	010101 1011	010101 0100	D10.1	001 01010	010101 1001	010101 1001
D11.0	000 01011	110100 1011	110100 0100	D11.1	001 01011	110100 1001	110100 1001
D12.0	000 01100	001101 1011	001101 0100	D12.1	001 01100	001101 1001	001101 1001
D13.0	000 01101	101100 1011	101100 0100	D13.1	001 01101	101100 1001	101100 1001
D14.0	000 01110	011100 1011	011100 0100	D14.1	001 01110	011100 1001	011100 1001
D15.0	000 01111	010111 0100	101000 1011	D15.1	001 01111	010111 1001	101000 1001
D16.0	000 10000	011011 0100	100100 1011	D16.1	001 10000	011011 1001	100100 1001
D17.0	000 10001	100011 1011	100011 0100	D17.1	001 10001	100011 1001	100011 1001
D18.0	000 10010	010011 1011	010011 0100	D18.1	001 10010	010011 1001	010011 1001
D19.0	000 10011	110010 1011	110010 0100	D19.1	001 10011	110010 1001	110010 1001
D20.0	000 10100	001011 1011	001011 0100	D20.1	001 10100	001011 1001	001011 1001
D21.0	000 10101	101010 1011	101010 0100	D21.1	001 10101	101010 1001	101010 1001
D22.0	000 10110	011010 1011	011010 0100	D22.1	001 10110	011010 1001	011010 1001
D23.0	000 10111	111010 0100	000101 1011	D23.1	001 10111	111010 1001	000101 1001
D24.0	000 11000	110011 0100	001100 1011	D24.1	001 11000	110011 1001	001100 1001
D25.0	000 11001	100110 1011	100110 0100	D25.1	001 11001	100110 1001	100110 1001
D26.0	000 11010	010110 1011	010110 0100	D26.1	001 11010	010110 1001	010110 1001
D27.0	000 11011	110110 0100	001001 1011	D27.1	001 11011	110110 1001	001001 1001



### Multi-Gigabit Interconnect Chip

Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj	Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj
D28.0	000 11100	001110 1011	001110 0100	D28.1	001 11100	001110 1001	001110 1001
D29.0	000 11101	101110 0100	010001 1011	D29.1	001 11101	101110 1001	010001 1001
D30.0	000 11110	011110 0100	100001 1011	D30.1	001 11110	011110 1001	100001 1001
D31.0	000 11111	101011 0100	010100 1011	D31.1	001 11111	101011 1001	010100 1001
D0.2	010 00000	100111 0101	011000 0101	D0.3	011 00000	100111 0011	011000 1100
D1.2	010 00001	011101 0101	100010 0101	D1.3	011 00001	011101 0011	100010 1100
D2.2	010 00010	101101 0101	010010 0101	D2.3	011 00010	101101 0011	010010 1100
D3.2	010 00011	110001 0101	110001 0101	D3.3	011 00011	110001 1100	110001 0011
D4.2	010 00100	110101 0101	001010 0101	D4.3	011 00100	110101 0011	001010 1100
D5.2	010 00101	101001 0101	101001 0101	D5.3	011 00101	101001 1100	101001 0011
D6.2	010 00110	011001 0101	011001 0101	D6.3	011 00110	011001 1100	011001 0011
D7.2	010 00111	111000 0101	000111 0101	D7.3	011 00111	111000 1100	000111 0011
D8.2	010 01000	111001 0101	000110 0101	D8.3	011 01000	111001 0011	000110 1100
D9.2	010 01001	100101 0101	100101 0101	D9.3	011 01001	100101 1100	100101 0011
D10.2	010 01010	010101 0101	010101 0101	D10.3	011 01010	010101 1100	010101 0011
D11.2	010 01011	110100 0101	110100 0101	D11.3	011 01011	110100 1100	110100 0011
D12.2	010 01100	001101 0101	001101 0101	D12.3	011 01100	001101 1100	001101 0011
D13.2	010 01101	101100 0101	101100 0101	D13.3	011 01101	101100 1100	101100 0011
D14.2	010 01110	011100 0101	011100 0101	D14.3	011 01110	011100 1100	011100 0011
D15.2	010 01111	010111 0101	101000 0101	D15.3	011 01111	010111 0011	101000 1100
D16.2	010 10000	011011 0101	100100 0101	D16.3	011 10000	011011 0011	100100 1100
D17.2	010 10001	100011 0101	100011 0101	D17.3	011 10001	100011 1100	100011 0011
D18.2	010 10010	010011 0101	010011 0101	D18.3	011 10010	010011 1100	010011 0011
D19.2	010 10011	110010 0101	110010 0101	D19.3	011 10011	110010 1100	110010 0011
D20.2	010 10100	001011 0101	001011 0101	D20.3	011 10100	001011 1100	001011 0011
D21.2	010 10101	101010 0101	101010 0101	D21.3	011 10101	101010 1100	101010 0011
D22.2	010 10110	011010 0101	011010 0101	D22.3	011 10110	011010 1100	011010 0011
D23.2	010 10111	111010 0101	000101 0101	D23.3	011 10111	111010 0011	000101 1100
D24.2	010 11000	110011 0101	001100 0101	D24.3	011 11000	110011 0011	001100 1100
D25.2	010 11001	100110 0101	100110 0101	D25.3	011 11001	100110 1100	100110 0011
D26.2	010 11010	010110 0101	010110 0101	D26.3	011 11010	010110 1100	010110 0011
D27.2	010 11011	110110 0101	001001 0101	D27.3	011 11011	110110 0011	001001 1100
D28.2	010 11100	001110 0101	001110 0101	D28.3	011 11100	001110 1100	001110 0011
D29.2	010 11101	101110 0101	010001 0101	D29.3	011 11101	101110 0011	010001 1100
D30.2	010 11110	011110 0101	100001 0101	D30.3	011 11110	011110 0011	100001 1100
D31.2	010 11111	101011 0101	010100 0101	D31.3	011 11111	101011 0011	010100 1100
D0.4	100 00000	100111 0010	011000 1101	D0.5	101 00000	100111 1010	011000 1010
D1.4	100 00001	011101 0010	100010 1101	D1.5	101 00001	011101 1010	100010 1010
D2.4	100 00010	101101 0010	010010 1101	D2.5	101 00010	101101 1010	010010 1010
D3.4	100 00011	110001 1101	110001 0010	D3.5	101 00011	110001 1010	110001 1010



# Preliminary Datasheet VSC7214

Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj	Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj
D4.4	100 00100	110101 0010	001010 1101	D4.5	101 00100	110101 1010	001010 1010
D5.4	100 00101	101001 1101	101001 0010	D5.5	101 00101	101001 1010	101001 1010
D6.4	100 00110	011001 1101	011001 0010	D6.5	101 00110	011001 1010	011001 1010
D7.4	100 00111	111000 1101	000111 0010	D7.5	101 00111	111000 1010	000111 1010
D8.4	100 01000	111001 0010	000110 1101	D8.5	101 01000	111001 1010	000110 1010
D9.4	100 01001	100101 1101	100101 0010	D9.5	101 01001	100101 1010	100101 1010
D10.4	100 01010	010101 1101	010101 0010	D10.5	101 01010	010101 1010	010101 1010
D11.4	100 01011	110100 1101	110100 0010	D11.5	101 01011	110100 1010	110100 1010
D12.4	100 01100	001101 1101	001101 0010	D12.5	101 01100	001101 1010	001101 1010
D13.4	100 01101	101100 1101	101100 0010	D13.5	101 01101	101100 1010	101100 1010
D14.4	100 01110	011100 1101	011100 0010	D14.5	101 01110	011100 1010	011100 1010
D15.4	100 01111	010111 0010	101000 1101	D15.5	101 01111	010111 1010	101000 1010
D16.4	100 10000	011011 0010	100100 1101	D16.5	101 10000	011011 1010	100100 1010
D17.4	100 10001	100011 1101	100011 0010	D17.5	101 10001	100011 1010	100011 1010
D18.4	100 10010	010011 1101	010011 0010	D18.5	101 10010	010011 1010	010011 1010
D19.4	100 10011	110010 1101	110010 0010	D19.5	101 10011	110010 1010	110010 1010
D20.4	100 10100	001011 1101	001011 0010	D20.5	101 10100	001011 1010	001011 1010
D21.4	100 10101	101010 1101	101010 0010	D21.5	101 10101	101010 1010	101010 1010
D22.4	100 10110	011010 1101	011010 0010	D22.5	101 10110	011010 1010	011010 1010
D23.4	100 10111	111010 0010	000101 1101	D23.5	101 10111	111010 1010	000101 1010
D24.4	100 11000	110011 0010	001100 1101	D24.5	101 11000	110011 1010	001100 1010
D25.4	100 11001	100110 1101	100110 0010	D25.5	101 11001	100110 1010	100110 1010
D26.4	100 11010	010110 1101	010110 0010	D26.5	101 11010	010110 1010	010110 1010
D27.4	100 11011	110110 0010	001001 1101	D27.5	101 11011	110110 1010	001001 1010
D28.4	100 11100	001110 1101	001110 0010	D28.5	101 11100	001110 1010	001110 1010
D29.4	100 11101	101110 0010	010001 1101	D29.5	101 11101	101110 1010	010001 1010
D30.4	100 11110	011110 0010	100001 1101	D30.5	101 11110	011110 1010	100001 1010
D31.4	100 11111	101011 0010	010100 1101	D31.5	101 11111	101011 1010	010100 1010
D0.6	110 00000	100111 0110	011000 0110	D0.7	111 00000	100111 0001	011000 1110
D1.6	110 00001	011101 0110	100010 0110	D1.7	111 00001	011101 0001	100010 1110
D2.6	110 00010	101101 0110	010010 0110	D2.7	111 00010	101101 0001	010010 1110
D3.6	110 00011	110001 0110	110001 0110	D3.7	111 00011	110001 1110	110001 0001
D4.6	110 00100	110101 0110	001010 0110	D4.7	111 00100	110101 0001	001010 1110
D5.6	110 00101	101001 0110	101001 0110	D5.7	111 00101	101001 1110	101001 0001
D6.6	110 00110	011001 0110	011001 0110	D6.7	111 00110	011001 1110	011001 0001
D7.6	110 00111	111000 0110	000111 0110	D7.7	111 00111	111000 1110	000111 0001
D8.6	110 01000	111001 0110	000110 0110	D8.7	111 01000	111001 0001	000110 1110
D9.6	110 01001	100101 0110	100101 0110	D9.7	111 01001	100101 1110	100101 0001
D10.6	110 01010	010101 0110	010101 0110	D10.7	111 01010	010101 1110	010101 0001
D11.6	110 01011	110100 0110	110100 0110	D11.7	111 01011	110100 1110	110100 1000



### Multi-Gigabit Interconnect Chip

Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj	Data Byte Name	Bits HGF EDCBA	Current RD- abcdei fghj	Current RD+ abcdei fghj
D12.6	110 01100	001101 0110	001101 0110	D12.7	111 01100	001101 1110	001101 0001
D13.6	110 01101	101100 0110	101100 0110	D13.7	111 01101	101100 1110	101100 1000
D14.6	110 01110	011100 0110	011100 0110	D14.7	111 01110	011100 1110	011100 1000
D15.6	110 01111	010111 0110	101000 0110	D15.7	111 01111	010111 0001	101000 1110
D16.6	110 10000	011011 0110	100100 0110	D16.7	111 10000	011011 0001	100100 1110
D17.6	110 10001	100011 0110	100011 0110	D17.7	111 10001	100011 0111	100011 0001
D18.6	110 10010	010011 0110	010011 0110	D18.7	111 10010	010011 0111	010011 0001
D19.6	110 10011	110010 0110	110010 0110	D19.7	111 10011	110010 1110	110010 0001
D20.6	110 10100	001011 0110	001011 0110	D20.7	111 10100	001011 0111	001011 0001
D21.6	110 10101	101010 0110	101010 0110	D21.7	111 10101	101010 1110	101010 0001
D22.6	110 10110	011010 0110	011010 0110	D22.7	111 10110	011010 1110	011010 0001
D23.6	110 10111	111010 0110	000101 0110	D23.7	111 10111	111010 0001	000101 1110
D24.6	110 11000	110011 0110	001100 0110	D24.7	111 11000	110011 0001	001100 1110
D25.6	110 11001	100110 0110	100110 0110	D25.7	111 11001	100110 1110	100110 0001
D26.6	110 11010	010110 0110	010110 0110	D26.7	111 11010	010110 1110	010110 0001
D27.6	110 11011	110110 0110	001001 0110	D27.7	111 11011	110110 0001	001001 1110
D28.6	110 11100	001110 0110	001110 0110	D28.7	111 11100	001110 1110	001110 0001
D29.6	110 11101	101110 0110	010001 0110	D29.7	111 11101	101110 0001	010001 1110
D30.6	110 11110	011110 0110	100001 0110	D30.7	111 11110	011110 0001	100001 1110
D31.6	110 11111	101011 0110	010100 0110	D31.7	111 11111	101011 0001	010100 1110

#### Table 16:

Special Code Name	Current RD- abcdei fghj	Current RD+ abcdei fghj	Tn(7:0)	Special Code Name	Current RD- abcdei fghj	Current RD+ abcdei fghj	Tn(7:0)
K28.0	001111 0100	110000 1011	000 11100	K28.6	001111 0110	110000 1001	110 11100
K28.1	001111 1001	110000 0110	001 11100	K28.7	001111 1000	110000 0111	111 11100
K28.2	001111 0101	110000 1010	010 11100	K23.7	111010 1000	000101 0111	111 10111
K28.3	001111 0011	110000 1100	011 11100	K27.7	110110 1000	001001 0111	111 11011
K28.4	001111 0010	110000 1101	100 11100	K29.7	101110 1000	010001 0111	111 11101
K28.5	001111 1010	110000 0101	101 11100	K30.7	011110 1000	100001 0111	111 11110

Note: \*Reserved - Valid transmission characters which are not defined for use by the Fibre Channel standard.



## Preliminary Datasheet VSC7214

#### **Notice**

This document contains preliminary information about a new product in the preproduction phase of development. The information in this document is based on initial product characterization. Vitesse reserves the right to alter specifications, features, capabilities, functions, manufacturing release dates, and even general availability of the product at any time. The reader is cautioned to confirm this datasheet is current prior to using it for design.

### Warning

Vitesse Semiconductor Corporation's product are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without the written consent is prohibited.

Page 32