

Quad Transceiver for Gigabit Ethernet and Fibre Channel

Features


- Four Complete Transmitter/ Receiver Functions in a Single Integrated Circuit
- Full Fibre Channel (T11) and Gigabit Ethernet (IEEE 802.3z) Compliance
- 1.05 to 1.36 Gb/s Operation per Channel
- Common or Per-Channel Transmit Byte Clocks
- TTL or PECL Reference Clock Input
- 1/10th or 1/20th Baud Rate Recovered Clocks

- Common and Per-Channel, Serial and Parallel Loopback Controls
- Common Comma Detect Enable Inputs
- Per-Channel Comma Detect Outputs
- Cable Equalization in Receivers
- Automatic Lock-to-Reference
- 3.3V Power Supply, 2.67 W Max Power Dissipation
- 208 pin, 23 mm BGA Packaging

General Description

The VSC7139 is a full-speed Quad Fibre Channel and Gigabit Ethernet Transceiver IC. Each of the four transmitters has a 10-bit wide bus, running up to 136 MHz, which accepts 8B/10B encoded transmit characters and serializes the data onto high speed differential outputs at speeds up to 1.36 Gb/s. The transmit data can be synchronous to the reference clock, a common transmit byte clock or a per-channel transmit byte clock. Each receiver samples serial receive data, recovers the clock and data, deserializes it into 10-bit receive characters, outputs a recovered clock and detects "Comma" characters. The VSC7139 contains on-chip PLL circuitry for synthesis of the baud-rate transmit clock and extraction of the clocks from the received serial streams.

VSC7139 Block Diagram (1 of 4 Channels)





Preliminary Datasheet VSC7139

Functional Description

Notation

In this document, each of the four channels are identified as Channel A, B, C or D. When discussing a signal on any specific channel, the signal will have the Channel letter embedded in the name, i.e. "TA(0:9)". When referring to the common behavior of a signal which is used on each of the four channels, a lower case "x" is used in the signal name, i.e. Tx(0:9). Differential signals, i.e. RA+ and RA-, may be referred to as a single signal, i.e. RA, by dropping reference to the "+" and "-". "REF" refers to either the TTL input REFT, or the PECL differential inputs REF+/REF-, whichever is used.

Clock Synthesizer


The VSC7139 clock synthesizer multiplies the reference frequency provided on the REF input by 10 or 20 to achieve a baud rate clock between 1.05 and 1.36 GHz. The REF input can be either TTL or PECL. If TTL, connect the TTL input clock to REFT. If PECL, connect the PECL inputs to REF+ and REF-. The internal clock presented to the Clock Synthesizer is a logical XNOR of REFT and REF+/-. The reference clock will be active HIGH if the unused input is HIGH. The reference clock is active LOW if the unused input is LOW. REFT has an internal pull-up resistor. Internal biasing resistors set the proper DC level on REF+/- so AC coupling may be used.

The TTL outputs, RFCO0 and RFCO1, provide a clock that is frequency locked to the REF input. This clock is derived from the clock synthesizer and is always 1/10 the baud rate, regardless of the state of the RFCM input.

The on-chip PLL uses a single external 0.1uF capacitor, connected between CAP0 and CAP1, to control the Loop Filter. This capacitor should be a multilayer ceramic dielectric, or better, with at least a 5V working voltage rating and a good temperature coefficient, i.e. NPO is preferred but X7R may be acceptable. These capacitors are used to minimize the impact of common mode noise on the Clock Multiplier Unit, especially power supply noise. Higher value capacitors provide better robustness in systems. NPO is preferred because if an X7R capacitor is used, the power supply noise sensitivity will vary with temperature.

For best noise immunity, the designer may use a three capacitor circuit with one differential capacitor between CAP0 and CAP1, C1, a capacitor from CAP0 to ground, C2, and a capacitor from CAP1 to ground, C3. Larger values are better but 0.1uF is adequate. However, if the designer cannot use a three capacitor circuit, a single differential capacitor, C1, is adequate. These components should be isolated from noisy traces.

Figure 1: Loop Filter Capacitors (Best Circuit)



C1=C2=C3= >0.1uF MultiLayer Ceramic Surface Mount NPO (Prefered) or X7R 5V Working Voltage Rating



Quad Transceiver for Gigabit Ethernet and Fibre Channel

Serializer

The VSC7139 accepts TTL input data as a parallel 10 bit character on the Tx(0:9) bus which is latched into the input register on the rising edge of either REF or TBCx. Three clocking modes are available and automatically detected by the VSC7139. If TBCC is static and RFCM is HIGH, then all four Tx(0:9) busses are latched on the rising edges of REF. If TBCC is static and RFCM is LOW, then REF is multiplied by 20 and the input busses are latched on the rising edges of REF and at the midpoint between rising edges. If TBCC is toggling but TBCB is static, then all four Tx(0:9) busses are latched on the rising edges of TBCC. If TBCB and TBCC are both toggling then the rising edge of each TBCx latches the corresponding Tx(0:9) bus.

The active TBCC or TBCx inputs must be frequency locked to REF. There is no specified phase relationship. Prior to normal data transmission, LTCN must be asserted LOW so that the VSC7139 can lock to TBCx which may result in corrupted data being transmitted. Once LTCN has been raised HIGH, the transmitters remain locked to REF and can tolerate \pm 0 bit times of drift in TBCx relative to REF.

The 10-bit parallel transmission character will be serialized and transmitted on the Tx PECL differential outputs at the baud rate with bit Tx0 (bit a) transmitted first. User data should be encoded using 8B/10B or an equivalent code. The mapping to 10b encoded bit nomenclature and transmission order is illustrated below, along with the recognized comma pattern.

Table 1: Transmission Order and Mapping of a 10B Character

Data Bit	Tx9	Tx8	Tx7	Tx6	Tx5	Tx4	Tx3	Tx2	Tx1	Tx0
10B Bit Position	j	h	g	f	i	e	d	С	b	a
Comma Character	X	X	X	1	1	1	1	1	0	0

Clock Recovery

The VSC7139 accepts differential high speed serial input from the selected source (either the PECL Rx+/Rx- pins or the internal Tx+/- data), extracts the clock and retimes the data. Equalizers are included in the receiver to open the data eye and compensate for InterSymbol Interference (ISI) which may be present in the incoming data. The serial bit stream should be encoded so as to provide DC balance and limited run length by an 8B/10B encoding scheme. The digital Clock Recovery Unit (CRU) is completely monolithic and requires no external components. For proper operation, the baud rate of the data stream to be recovered should be within ± 200 ppm of ten times the REF frequency. For example, Gigabit Ethernet systems would use 125 MHz oscillators with a +/-100ppm accuracy resulting in +/-200 ppm between VSC7139 pairs.

Deserializer

The recovered serial bit stream is converted into a 10-bit parallel output character. The VSC7139 provides complementary TTL recovered clocks, RCx0 and RCx1, which are at one-twentieth of the serial baud rate (if RCM=LOW) or one-tenth (if RCM=HIGH). The clocks are generated by dividing down the high-speed recovered clock which is phase locked to the serial data. The serial data is retimed, deserialized and output on Rx(0:9).



Preliminary Datasheet VSC7139

If serial input data is not present, or does not meet the required baud rate, the VSC7139 will continue to produce a recovered clock so that downstream logic may continue to function. The RCx0/RCx1 output frequency under these circumstances will differ from its expected frequency by no more than $\pm 1\%$.

Word Alignment


The VSC7139 provides 7-bit comma character recognition and data word alignment. Word synchronization is enabled on all channels by asserting ENCDET HIGH. When synchronization is enabled, the receiver examines the recovered serial data for the presence of the "Comma" pattern. This pattern is "0011111XXX", where the leading zero corresponds to the first bit received. The comma sequence is not contained in any normal 8B/10B coded data character or pair of adjacent characters. It occurs only within special characters, known as K28.1, K28.5 and K28.7, which are defined for synchronization purposes. Improper comma alignment is defined as any of the following conditions:

- 1) The comma is not aligned within the 10-bit transmission character such that Rx(0..6) = "0011111".
- 2) The comma straddles the boundary between two 10-bit transmission characters.
- 3) The comma is properly aligned but occurs in the received character presented during the rising edge of RCx0 rather than RCx1.

When ENCDET is HIGH and an improperly aligned comma is encountered, the recovered clock is stretched, never slivered, so that the comma character and recovered clocks are aligned properly to Rx(0:9). This results in proper character and word alignment. When the parallel data alignment changes in response to a improperly aligned comma pattern, data which would have been presented on the parallel output port prior to the comma character, and possibly the comma character itself, may be lost. Possible loss of the comma character is data dependent, according to the relative change in alignment. Data subsequent to the comma character will always be output correctly and properly aligned. When ENCDET is LOW, the current alignment of the serial data is maintained indefinitely, regardless of data pattern.

On encountering a comma character, SYNCx is driven HIGH. The SYNCx pulse is presented simultaneously with the comma character and has a duration equal to the data. The SYNCx signal is timed such that it can be captured by the adjoining protocol logic on the rising edge of RCx1. Functional waveforms for synchronization are given in Figure 1. The first K28.5 shows the case where the comma is detected, but it is misaligned so a change in the output data alignment is required. Note that up to three characters prior to the comma character may be corrupted by the realignment process. The second K28.5 shows the case when a comma is detected and no phase adjustment is necessary. It illustrates the position of the SYNCx pulse in relation to the comma character on Rx(0:9).







Preliminary Datasheet VSC7139

Loopback Operation

Loopback operation is controlled by the PLUP (Parallel Loopback), SLPN (Serial Loopback) and LPNx inputs as shown in Table 2. LPNx enables PLUP/SLPN on a per-channel basis when LOW. If LPNx is HIGH, PLUP/SLPN have no impact on Channel x. When SLPN and PLUP are both HIGH the transmitter output is held HIGH. When RXx is looped back to TXx, the data goes through a clock recovery unit so much of the input jitter is removed. However, the TXx outputs may not meet jitter specifications listed in the "Transmitter AC Specifications" due to low frequency jitter transfer from RXx to TXx.

Table 2: Loopback Selection

LPNx	PLUP	SLPN	Tranmitter Source	Receiver Source
LOW	LOW	LOW	Receiver	Receiver
LOW	LOW	HIGH	Transmitter	Receiver
LOW	HIGH	LOW	Transmitter	Transmitter
LOW	HIGH	HIGH	HIGH	Transmitter
HIGH	X	X	Transmitter	Receiver

JTAG Access Port

A JTAG Access Port is provided to assist in board-level testing. Through this port most pins can be accessed or controlled and all TTL outputs can be tri-stated. A full description of the JTAG functions on this device is available in "VSC7139 JTAG Access Port Functionality".



Quad Transceiver for Gigabit Ethernet and Fibre Channel

AC Characteristics Figure 3: Transmit Timing Waveforms

TBCx $T_1 \rightarrow T_2 \rightarrow T_3 \rightarrow T_4 \rightarrow T_4 \rightarrow T_5 \rightarrow T_5 \rightarrow T_6 \rightarrow$




Table 3: Transmitter AC Characteristics

Parameter	Description	Min	Тур	Max	Units	Conditions
T ₁	Tx(0:9) Setup time to the rising edge of TBCx or REF	1.5	_	_	ns.	Measured between the valid data level of Tx(0:9) to the 1.4V point of TBCx or REF
T ₂	Tx(0:9) hold time after the rising edge of TBCx or REF	1.0		_	ns.	
T_{SDR} , T_{SDF}	Tx+/Tx- rise and fall time	_		300	ps.	20% to 80%, 75 Ohm load to Vdd/2, Tested on a sample basis
T _{RLAT}	Latency from rising edge of REF to Tx0 appearing on TX+/TX-	7bc + 0.66n s	_	7bc + 1.46n s	Note:	bc = Bit clocks ns = nanoseconds
T _{TLAT}	Latency from rising edge of TBCx to Tx0 appearing on TX+/TX-	5bc + 0.66n s		11bc + 1.46n s	ns.	bc = Bit clocks ns = nanoseconds
		Transmit	ter Outp	ut Jitter		
RJ	Random jitter (RMS)	_	5	8	ps.	Measured at SO+/-, 1 sigma deviation of 50% crossing pt
DJ	Serial data output deterministic jitter (pk-pk)	_	35	80	ps.	IEEE 802.3Z Clause 38.68, Tested on a sample basis






Table 4: Receive AC Characteristics

Parameters	Description	Min.	Max.	Units	Conditions
T ₁	TTL Outputs Valid prior to RCx1/RCx0 rise	4.0 3.0 TBD	_ _ _	ns.	@ 1.0625Gb/s @ 1.25Gb/s @ 1.36Gb/s
T ₂	TTL Outputs Valid after RCx1 or RCx0 rise	3.0 2.0 TBD	_ _ _	ns.	@ 1.0625Gb/s @ 1.25Gb/s @ 1.36Gb/s
T ₃	Delay between rising edge of RCx1 to rising edge of RCx0	10 x T _{RX} -500	10 x T _{RX} +500	ps.	T_{RX} is the bit period of the incoming data on Rx.
T ₄	Period of RCx1 and RCx0	1.98 x T _{REF}	2.02 x T _{REF}	ps.	Whether or not locked to serial data.
T _R , T _F	TTL Output rise and fall time	_	2.4	ns.	Between $V_{IL(max)}$ and $V_{IH(min)}$, into 10 pf. load.
R_{LAT}	Latency from serial bit Rx0 to rising edge RCx1	12bc + 2.77ns	13bc + 7.28ns	Note:	bc = Bit clock ns = Nano second
T_{LOCK}	Data acquisition lock time*	_	1400	bit times	8B/10B IDLE pattern. Tested on a sample basis
* Note: Prob	ability of recovery for data acquis	sition is 95% per	Section 5.3 of FO	C-PH rev.	4.3






Table 5: Reference Clock Requirements

Parameters	Description	Min	Max	Units	Conditions
FR	Frequency Range	105	136	MHz	Range over which both transmit and receive reference clocks on any link may be centered
FO	Frequency Offset	-200	200	ppm.	Maximum frequency offset between transmit and receive reference clocks on one link
T_{P}	Delay from REF to RFCO0/1	1.97	3.58	ns.	
DC	RFC0/1 Duty Cycle	40	60	%	
T_R/T_F	RFC0/1 rise and fall time	0.25	1.5	ns	Between $V_{IL(max)}$ and $V_{IH(min)}$
DC	REF/TBCx duty cycle	35	65	%	Measured at 1.4V
T_{RCR}, T_{RCF}	REF/TBCx rise and fall time	_	1.5	ns.	Between $V_{IL(max)}$ and $V_{IH(min)}$



Preliminary Datasheet VSC7139

DC Characteristics

Parameters	Description	Min.	Тур	Max.	Units	Conditions
TTL Outputs						
V_{OH}	TTL output HIGH voltage	2.4	_		V	$I_{OH} = -1.0 \text{mA}$
V_{OL}	TTL output LOW voltage	_	_	0.5	V	$I_{OL} = +1.0$ mA
I_{OZ}	TTL output Leakage current	_	_	50	μΑ	When set to high-impedance state through JTAG.
TTL Inputs						
V_{IH}	TTL input HIGH voltage	2.0	_	5.5	V	5V Tolerant Inputs
V_{IL}	TTL input LOW voltage	0	_	0.8	V	
I _{IH}	TTL input HIGH current		50	500	μΑ	V _{IN} =2.4V
I_{IL}	TTL input LOW current		_	-500	μΑ	V _{IN} =0.5V
PECL Input (REF+/REF-)					
$V_{ m IH}$	PECL input HIGH voltage		_	V _{DD}	V	
- 111	1	1.1		0.7		
		V_{DD}		V_{DD}		
$V_{ m IL}$	PECL input LOW voltage	2.0	_	1.5	V	
I_{IH}	PECL input HIGH current	_	_	200	μΑ	$V_{IN} = V_{IH(MAX)}$
I_{IL}	PECL input LOW current	- 50	_	_	μΑ	$V_{IN} = V_{IL(MIN)}$
$\Delta { m V}_{ m IN}$	PECL input differential peak-to-peak voltage swing	400	_	_	mV	V _{IH(MIN)} - V _{IL(MAX)}
High Speed O	utputs					
$\Delta V_{\rm OUT75}^{(1)}$	TX Output differential peak- to-peak voltage swing	1200	_	2200	mVp -p	75Ω to V_{DD} – 2.0 V $(TX+)$ - $(TX-)$
$\Delta V_{\rm OUT50}^{(1)}$	TX Output differential peak- to-peak voltage swing	1000	_	2200	mVp -p	50Ω to V_{DD} – 2.0 V (TX+) - (TX-)
High Speed In	puts			I.		
$\Delta { m V_{IN}}^{(1)}$	PECL differential peak-to- peak input voltage swing	200	_	2600	mV	Rx+ - Rx-
Miscellaneous			1	ı		L
V_{DD}	Power supply voltage	3.14	_	3.47	V	3.3V <u>+</u> 5%
P_{D}	Power dissipation	_	2.2	2.67	W	Max at 3.47V, outputs open,
I _{DD}	Supply current (All Supplies)	_	_	770	mA	136MHz Clk, PRBS 2-7, parallel input pattern

Note: (1) Refer to Application Note, AN-37, for differential measurement techniques.



Power Supply Voltage, (V _{DD})	0.3 V to +4 V
DC Input Voltage (PECL inputs)	0.5V to V_{DD} +0.5V
	0.5V to 5.5V
	0.5V to V_{DD} + 0.5V
Output Current (TTL Outputs)	+/-50mA
Output Current (PECL Outputs)	+/-50mA
_	
Case Temperature Under Bias	55 $^{\rm o}$ to +125 $^{\rm o}$ C
	55° to +125°C 65°C to +150°C
Storage Temperature Maximum Input ESD (Human Body Model)	-65°C to +150°C
Storage Temperature Maximum Input ESD (Human Body Model) Recommended Operating Co	-65°C to +150°C
Storage Temperature	-65°C to +150°C 2000 V



Preliminary Datasheet VSC7139

Table 6: Pin Table

17	VSST	RCD1	RD0	RD4	RD6	VSS	VDDT	TC3	TC7	TBCC	TD0	TD4	TD8	TBCD	ENCDET	TCK	VSS		
16	VDDT	RCD0	VSST	RD3	RD5	RD9								RFCO0	VDDTR	VSSTR	VSS		
15	VSST	SYNCD	VDDT	RD2	VSST	VSST							IDI	TRSTN	VSS	NSS			
14	RC8	RC9	QQA	RD1	VDDT	RD7	TC2	TC6	VDD	VSS	TD3	TD7	PLUP	RFC01	QQA	QQA	RD+		
13	VDDT	RC5	RC6	RC7										- TD+	TD-	VDDPD	RD-		
12	RC1	RC2	RC3	RC4										NSS	NSS	VSS	VSS		
11	VSST	RC0	VDDT	VSST										TC+	TC-	VDDPC	RC+		
10	VDD	SYNCC	RCC0	RCC1					ATED					NSS	NSS	VSS	RC-		
6	VDDT	VSS	SLPN	TMS	NOT POPULATED				OPUL			IN ao				CAP0	CAP1	VDDA	VSS
8	RB6	RB7	RB8	RB9		NOT P				NSS	VSSA	VSS	VSS						
7	RB4	VDDT	VSST	RB5							-ÉL	TB+	VDDPB	RB+					
9	RB0	RB1	RB2	RB3										NSS	NSS	VSS	RB-		
5	RCB0	RCB1	VDDT	LPND										TA-	TA+	VDDPA	VDD		
4	SYNCB	VSST	VDDT	VSST	RA3	VSST	VDD	TB7	TB3	LPNC	VDD	TA7	TA3	LPNB	VDD	VDD	RA+		
8	VSST	RA9	RA6	VDDT	RA2	VDDT	VSS	TB6	TB2	VSS	VSS	TA6	TA2	REF-	LPNA	VDD	RA-		
~	VDD	RA8	RA5	RA1	RCA1	SYNCA	TB9	TB5	TB1	TDO	TA9	TA5	TAI	RFCM	REF+	VSS	VSS		
1	VSST	RA7	RA4	RA0	RCA0	TBCB TBCA TBCA TBCA TBCA TBCA TBCA TBCA						LTCN	REFT	RCM	VSS				
	A	В	Э	D	Ħ	F	G	Н	J	K	Г	M	N	d	R	T	n		



Table 7: Package Pin Identification

Pin	Name	Description
N1, N2, N3 N4, M1, M2, M3, M4, L1 L2	TA0, TA1, TA2 TA3, TA4, TA5 TA6, TA7, TA8 TA9	INPUT - TTL: 10-bit Transmit bus for Channel A. Parallel data on this bus is latched on the rising edge of REF, TBCC or TBCA. TA0 is transmitted first.
J1, J2, J3 J4, H1, H2 H3, H4, G1 G2	TB0, TB1, TB2 TB3, TB4, TB5 TB6, TB7, TB8 TB9	INPUT - TTL: 10-bit Transmit bus for Channel B. Parallel data on this bus is latched on the rising edge of REF, TBCC or TBCB. TB0 is transmitted first.
G16, G15, G14 H17, H16, H15 H14, J17, J16 J15	TC0, TC1, TC2 TC3, TC4, TC5 TC6, TC7, TC8 TC9	INPUT - TTL: 10-bit Transmit bus for Channel C. Parallel data on this bus is latched on the rising edge of REF or TBCC. TC0 is transmitted first.
L17, L16, L15 L14, M17, M16 M15, M14, N17 N16	TD0, TD1, TD2 TD3, TD4, TD5 TD6, TD7, TD8 TD9	INPUT - TTL: 10-bit Transmit bus for Channel D. Parallel data on this bus is latched on the rising edge of REF, TBCC or TBCD. TD0 is transmitted first.
R2 P3	REF+ REF-	INPUT - Differential PECL or TTL: This rising edge of REF+/- provides the reference clock, at 1/10th or 1/20th of the baud rate (depending on RFCM) to the Clock Multiplying PLL. If REF+/- is used, either leave REFT open or set REFT HIGH. Internally biased to VDD/2. If all TBCx inputs are HIGH, the rising edge of REF will latch Tx(0:9) on all four channels
R1	REFT	INPUT - TTL: TTL REFerence clock. This rising edge of REFT provides the reference clock, at 1/10th or 1/20th of the baud rate (depending on RFCM) to the Clock Multiplying PLL. If REFT is used, set REF+ HIGH and leave REF-open. If all TBCx inputs are HIGH, the rising edge of REFT will latch Tx(0:9) on all four channels
P2	RFCM	INPUT - TTL: REFerence clock Mode select. When LOW, REF is at 1/20th of the transmit baud rate (i.e. 62.5 MHz for 1.25 Gb/s). When HIGH, REF is at 1/10th the baud rate (i.e. 125 MHz for 1.25 Gb/s).
P16 P14	RFCO0 RFCO1	OUTPUT - TTL: These are identical copies of the transmit baud rate clock divided by 10.



Table 7: Package Pin Identification

Pin	Name	Description
K1, F1 K17, P17	TBCA, TBCB TBCC, TBCD	INPUT - TTL: Per channel Transmit Byte Clock for Channel x. All four channels' parallel Tx(0:9) inputs may be timed to REF, TBCC, or independently to TBCx. Refer to the Serializer description.
P1	LTCN	INPUT - TTL: Latch Transmit Byte Clocks. When LOW, internal PLLs align clocks with each of the transmit byte clocks, if present. Data may be corrupted when LOW. When HIGH, alignment will remain static regardless of actual TBCx location.
R5, P5 R7, P7 P11, R11 P13, R13	TA+, TA- TB+, TB- TC+, TC- TD+, TD-	OUTPUT - Differential PECL (AC Coupling recommended) These pins output the serialized transmit data for Channel x when PLUP is LOW. When PLUP is HIGH, Tx+ is HIGH and Tx- is LOW.
D1, D2, E3 E4, C1, C2 C3, B1, B2 B3	RA0, RA1, RA2 RA3, RA4, RA5 RA6, RA7, RA8 RA9	OUTPUT - TTL: 10-bit Receive bus for Channel A. Parallel data on this bus is synchronous to RCA0 and RCA1. RA0 is the first bit received.
A6, B6, C6 D6, A7, D7 A8, B8, C8 D8	RB0, RB1, RB2 RB3, RB4, RB5 RB6, RB7, RB8 RB9	OUTPUT - TTL: 10-bit Receive bus for Channel B. Parallel data on this bus is synchronous to RCB0 and RCB1. RB0 is the first bit received.
B11, A12, B12 C12, D12, B13 C13, D13, A14 B14	RC0, RC1, RC2 RC3, RC4, RC5 RC6, RC7, RC8 RC9	OUTPUT - TTL: 10-bit Receive bus for Channel C. Parallel data on this bus is synchronous to RCC0 and RCC1. RC0 is the first bit received.
C17, D14, D15 D16, D17, E16 E17, F14, F15 F16	RD0, RD1, RD2 RD3, RD4, RD5 RD6, RD7, RD8 RD9	OUTPUT - TTL: 10-bit Receive bus for Channel D. Parallel data on this bus is synchronous to RCD0 and RCD1. RD0 is the first bit received.



Table 7: Package Pin Identification

Pin	Name	Description
T1	RCM	INPUT - TTL: Recovered clock MODE control. When LOW, RCx0/RCx1 is 1/20 th of the incoming baud rate. When HIGH, RCx0/RCx1 is 1/10 th the incoming baud rate.
E1 E2	RCA0 RCA1	OUTPUT - Complementary TTL: Recovered complementary clocks for Channel A at 1/10 th the incoming baud rate (RCM=HIGH) or 1/20 th (RCM=LOW). Synchronous to the RA(0:9) and SYNCA bus.
A5 B5	RCB0 RCB1	OUTPUT - Complementary TTL: Recovered complementary clocks for Channel B at 1/10 th the incoming baud rate (RCM=HIGH) or 1/20 th (RCM=LOW). Synchronous to the RB(0:9) and SYNCB bus.
C10 D10	RCC0 RCC1	OUTPUT - Complementary TTL: Recovered complementary clocks for Channel C at 1/10 th the incoming baud rate (RCM=HIGH) or 1/20 th (RCM=LOW). Synchronous to the RC(0:9) and SYNCC bus.
B16 B17	RCD0 RCD1	OUTPUT - Complementary TTL: Recovered complementary clocks for Channel D at 1/10 th the incoming baud rate (RCM=HIGH) or 1/20 th (RCM=LOW). Synchronous to the RD(0:9) and SYNCD bus.
U4, U3 U7, U6 U11, U10 U14, U13	RA+, RA- RB+, RB- RC+, RC- RD+, RD-	INPUT - Differential PECL (AC Coupling recommended): Serial receive data inputs for Channel x which are selected when PLUP is LOW. [Internally biased to VDD/2]
N14	PLUP	INPUT - TTL: Parallel Loopback Enable input. Rx is input to the CRU for Channel x (normal operation) when PLUP is LOW. When HIGH, internal loopback paths from Tx to Rx are enabled. Refer to Table 2.
С9	SLPN	INPUT - TTL: Serial Loopback enable input. Normal operation when HIGH. When LOW, $Rx+/-$ is looped back to $Tx+/-$ internally for diagnostic purposes. Refer to Table 2 and related description.
R3 P4 K4 D5	LPNA LPNB LPNC LPND	INPUT - TTL: Loopback Enable Pins. When LPNx is LOW, PLUP/SLPN impact Channel x. When HIGH, PLUP/SLPN have no effect on Channel x.
R17	ENCDET	INPUT - TTL: Enables SYNCx and word alignment when HIGH. When LOW, keeps current word alignment and disables SYNCx (always LOW).
F2 A4 B10 B15	SYNCA SYNCB SYNCC SYNCD	OUTPUT - TTL: Comma Detect for Channel x. This output goes HIGH for half of an RCx1 period to indicate that Rx(0:9) contains a Comma Character ('0011111XXX'). SYNCx will go HIGH only during a cycle when RCX0 is rising. SYNCx is enabled when ENCDET is HIGH.
P9 R9	CAP0 CAP1	ANALOG: Loop Filter capacitor for the Clock Multiply Unit. Typically 0.1 uF connected between CAP0 and CAP1. Amplitude is less than 3.3V.
T17	TCK	INPUT - TTL: JTAG Test Clock



Table 7: Package Pin Identification

Pin	Name	Description			
D9	TMS	INPUT - TTL: JTAG Test Mode Select			
R15	TRSTN	INPUT - TTL: JTAG Test Reset, Active Low			
P15	TDI	INPUT - TTL: JTAG Test Data Input			
K2	TDO	OUTPUT - TTL: JTAG Test Data Output			
Т9	VDDA	Analog Power Supply			
R8	VSSA	Analog Ground. Tie to common ground plane with VSS.			
A2,A10,C14 G4,J14,K16 L4,N15,R4 R14,T3 T4,T14,U5	VDD	Digital Logic Power Supply			
C4, D3,F3 A9, B7, C5 A13, A16, C11 C15, E14, G17	VDDT	TTL Output Power Supply.			
T5 T7 T11 T13	VDDPA VDDPB VDDPC VDDPD	PECL I/O Power Supply for Channel x.			
R16	VDDTR	TTL Output Power Supply for RFCO0 and RFCO1			
T16	VSSTR	TTL Ground for RFCO0 and RFCO1			
A1,A3,A11,A 15A17,B4,C7 C16,D4,D11 E15,F4	VSST	Ground for TTL Outputs			
B9,F17,G3,K3 , K14,K15,L3,P 6,P8,P10,P12 R6,R10,R12,T 2T6,T8,T10,T 12T15,U1,U2, U8,U9,U12,U 15 U16, U17	VSS	Ground			




Quad Transceiver for Gigabit Ethernet and Fibre Channel

Package Thermal Characteristics

The VSC7139 is packaged in a 23 mm BGA package with 1.27mm eutectic ball spacing. The construction of the package is shown below.

Figure 6: Package Cross Section



The VSC7139 is designed to operate with a case temperature up to 100°C. In order to comply with this target, the user must guarantee that the case temperature specification of 100°C is not violated. With the Thermal Resistances shown below, the VSC7139 can operate in still air ambient temperatures of 40° C [40° C = 100° C - 2.5W * 24°C/W]. If the ambient air temperature exceeds these limits then some form of cooling through a heatsink or an increase in airflow must be provided.

Table 8: Thermal Resistance

Symbol	Description	Value	Units
θ_{jc}	Thermal resistance from junction to case	4.3	°C/W
θ_{ca}	Thermal resistance from case to ambient in still air including conduction through the leads.	24	°C/W
θ _{ca-100}	Thermal resistance from case to ambient with 100 LFM airflow	21	°C/W
θ _{ca-200}	Thermal resistance from case to ambient with 200 LFM airflow	18.5	°C/W
θ _{ca-400}	Thermal resistance from case to ambient with 400 LFM airflow	17	°C/W
θ _{ca-600}	Thermal resistance from case to ambient with 600 LFM airflow	15	°C/W


Moisture Sensitivity Level

This device is rated at with a Moisture Sensitivity Level 3 rating. Refer to Application Note AN-20 for appropriate handling procedures.

8/15/00



Quad Transceiver for





Quad Transceiver for Gigabit Ethernet and Fibre Channel

Ordering Information

The part number for this product is formed by a combination of the device number and the package style:

VSC7139TW

Device Type:

VSC7139: Quad Gigabit Transceiver


Package Style

TW: 208 pin, 23 mm BGA

Marking Information

The package is marked with three lines of text as shown below.

Figure 7: Package Marking Information



Notice

This document contains information about a product during its fabrication or early sampling phase of development. The information contained in this document is based on design targets, simulation results or early prototype test results. Characteristic data and other specifications are subject to change without notice. Therefore the reader is cautioned to confirm that this data sheet is current prior to design or order placement.

Warning

Vitesse Semiconductor Corporation's product are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without written consent is prohibited.



This page left intentionally blank.