

# V8102 - Xtensa to AHB Wrapper Interface (XWI)

10011DF02 Data Sheet\_Rev092

## **Features**

- Xtensa Read data bus configuration (32/64/128 bits)
- Xtensa Write data bus configuration (32/64/128 bits)
- AHB buswidth configuration (32/64/128 bits)
- Asymmetrical Xtensa Read/Write data bus widths
- Asymmetrical Xtensa and AHB bus widths
- Different Clock ratios (only Synchronous)
- Split/Retry transaction support on AHB bus
- Partial-word and Burst read support for Xtensa
- Partial-word write support for Xtensa
- Configurable Outstanding Write request buffering for Xtensa
- Read data buffering to support asymmetrical bus widths
- Configurable endianess support
- Early terminated transaction support
- Write transaction error indication support

## **Functional Overview**

V8102 provides the interface between Tensilica's Xtensa processor and AHB devices. The megacell converts the request of Xtensa processor to AHB request, and acts as a master on AHB bus.

The core provides transactions such as read from, and write to different AHB slaves. The megacell is configurable for different configurations. The megacell supports partial stream writes, partial reads and block read transactions.

#### **Critical Word First Addressing**

Megacell supports critical word first addressing in the case of block reads.

#### **Terminated Transactions**


On the AHB bus, depending on the scheme of arbitration, AHB Bus Arbiter can remove grant at any time. The core supports terminated transactions to take care of such a condition.


#### **Data Packing**

The megacell supports data packing, in case of asymmetrical BData/AHB bus widths.

The usage of the megacell in a typical environment is shown in Fig. 1. The external interfaces to the megacell are indicated in Fig. 2.

The megacell is available as a fully synthesizable





RTL design in Verilog and can be targeted to any vendor specific library.

### **Performance**

Parameter	Value	Remarks
Technology	0.18μ	Library :TSMC 0.18μ (slow.db)
Frequency	200:100 MHz	PCLK:HCLK (without scan insertion)
Gate Count	15 K	Including FIFOs. targeted to 0.18u technology with 32-32-32 bus configuration and fifo depth 16
Power Estimate	-	-
Code Coverage	97.7%	
OpenMORE Score	91%	
IP Catalyst Rating	Gold	Licensed to National Semiconductor

## **Related Products**

- V8101 AHB Based Memory controller
- V9301 Enhanced Synchronous Serial Interface on APB (ESSI)
- V6001 AHB to APB interface bridge
- M16550APB UART with APB interface
- M146818APB Real Time clock with APB interface
- V8001 General Purpose Timer with APB interface
- V8002 Watch Dog Timer with APB interface
- M8254APB Programmable Interval Timer with APB interface

## **Target Applications**

As a Bridge between Xtensa processor and AHB devices

## **List of Deliverables**

- · Synthesizable Verilog RTL source
- Synthesis scripts and timing constraints document.
- Test bench and verification vectors.
- User guide

## Virtual IP Group, Inc.

1095 E DUANE AVENUE, SUITE # 211 SUNNYVALE, CA - 94085, USA Tel : 408 733 3344 Fax : 408 733 9922

email: sales@virtualipgroup.com http://www.virtualipgroup.com