

Table 1 is a truth table detailing the data flow through the VSC7121. Figure 1 shows a timing diagram of the data relationship in the VSC7121. There are no critical timing (setup, hold, or delay) parameters for the VSC7121 as this part routes the serial data encoded with the baud clock that is extracted by a Fibre Channel receiver. The primary AC parameter of importance is the jitter or data eye degradation inserted by the port bypass circuit. The design of the VSC7121 minimizes jitter accumulation by using fully differential circuits. This provides for symmetric rise and fall delays as well as noise rejection.

Table 1: Truth Table

SELECT STATE				DATA OUTPUTS				
SEL1	SEL2	SEL3	SEL4	OUT	SO4	SO3	SO2	SO1
L	L	L	L	IN	IN	IN	IN	IN
L	L	L	H	SI4	IN	IN	IN	IN
L	L	H	L	SI3	SI3	IN	IN	IN
L	H	L	L	SI2	SI2	SI2	IN	IN
H	L	L	L	SI1	SI1	SI1	SI1	IN
H	H	H	H	SI4	SI3	SI2	SI1	IN

Figure 1: Timing Waveforms




Figure 2: Disk Array Application




Table 2: AC Characteristics (Over recommended operating conditions).

Parameters	Description	Min.	Max.	Units	Conditions
T ₁	Flow-Through Propagation Delay Rising Edge to Rising Edge		7.0	ns	Delay with all circuits bypassed. 75 Ohm Load
T ₂	Flow through Propagation Delay Falling Edge to Falling Edge		7.0	ns	Delay with all circuits bypassed. 75 Ohm load.
T _{SDR} , T _{SDF}	Serial data rise and fall time	—	300	ps.	20% to 80%, tested on a sample basis

Table 3: DC Characteristics (Over recommended operating conditions).

Parameters	Description	Min	Typ	Max	Units	Conditions
V _{IH(TTL)}	Input HIGH voltage (SEL - TTL)	2.0	—	5.5	V	I _{IH} < 6.6 mA @ V _{IH} = 5.5 V
V _{IL(TTL)}	Input LOW voltage (SEL - TTL)	0	—	0.8	V	—
I _{IH(TTL)}	Input HIGH current (SEL- TTL)	—	50	500	μA	V _{IN} = 2.4 V
I _{IL(TTL)}	Input LOW current (SEL - TTL)	—	—	-500	μA	V _{IN} = 0.5 V
V _{DD}	Supply voltage	3.10	—	3.50	V	V _{DD} = 3.30V ± 5%
I _{DD}	Supply current	—	—	170	mA	Outputs open, V _{DD} = V _{DD} max
P _D	Power Dissipation			0.6	W	Outputs open, V _{DD} = V _{DD} max
ΔV _{IN(DF)}	Receiver differential peak-to-peak Input Sensitivity, IN+/- & L_SIn+/-	300		2600	mVp-p	AC Coupled. Internally biased at V _{DD} /2
ΔV _{OUT(L_SO)}	L_SOn+/- output differential peak- to-peak voltage swing	1000	—	2200	mVp-p	50Ω to V _{DD} - 2.0 V
ΔV _{OUT(OUT)}	OUT+/- output differential peak-to- peak voltage swing	1200		2200	mVp-p	50Ω to V _{DD} - 2.0 V

Absolute Maximum Ratings (1)

TTL Power Supply Voltage, (V _{DD})	0.5V to +4V
PECL DC Input Voltage, (V _{INP}).....	-0.5V to V _{DD} +0.5V
TTL DC Input Voltage, (V _{INT}).....	-0.5V to 5.5V
DC Voltage Applied to Outputs for High Output State, (V _{INTTL}).....	-0.5V to V _{DD} + 0.5V
TTL Output Current (I _{OUT}), (DC, Output High).....	50mA
PECL Output Current, (I _{OUT}), (DC, Output High)	-50mA
Case Temperature Under Bias, (T _C).....	-55° to +125°C
Storage Temperature, (T _{STG}).....	-65° to + 150°C
Maximum Input ESD	1500 V

Recommended Operating Conditions(2)

Power Supply Voltage, (V _{DD}).....	+3.1V to 3.5V
Ambient Operating Temperature Range, (T)	0°C to +70°C


Notes:

- 1) *CAUTION: Stresses listed under “Absolute Maximum Ratings” may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability.*
- 2) *Vitesse guarantees the functional and parametric operation of the part under “Recommended Operating Conditions: except where specifically noted in the AC and DC Parametric Tables*

Input Structures


Two input structures exist in this part; TTL and High Speed, Differential Inputs. The TTL Inputs will interface with any TTL or 3.3V or 5V CMOS outputs. The High Speed, Differential Inputs are intended to be AC Coupled per the FC-PH specification. Being AC Coupled, the High Speed, Differential Input buffers are biased at $V_{DD}/2$. Refer to Figure 3 for High Speed, Differential Input structure.

Figure 3: High Speed, Differential Inputs (L_SIn/IN)




Because the VSC7121 output buffers are PECL outputs referenced to V_{DD} , the High Speed Differential outputs may not be direct coupled to the high speed differential inputs. One example of how to differentially cascade the two VSC7121 is shown in Figure 4. This circuit only applies if trace lengths are less than three inches.

Figure 4: Cascading Two VSC7121



75 Ohm Board/Termination Example

Figure 5: Pin Diagram




Package Pin Description

Table 4: Pin Description



<i>Pin #</i>	<i>Name</i>	<i>Description</i>
9, 10	IN-, IN+	INPUT - Differential (Biased at VDD/2). Differential inputs from the downstream PBC port.
3, 4	L_SII-, L_SII+	INPUT - Differential (Biased at VDD/2). Serial input from the local transmitter on PBC port 1.
40, 41	L_SI2-, L_SI2+	INPUT - Differential (Biased at VDD/2). Serial input from the local transmitter on PBC port 2.
34, 35	L_SI3-, L_SI3+	INPUT - Differential (Biased at VDD/2). Serial input from the local transmitter on PBC port 3.
27, 28	L_SI4-, L_SI4+	INPUT - Differential (Biased at VDD/2). Serial input from the local transmitter on PBC port 4.
15-18	SEL1, SEL2, SEL3, SEL4	INPUT - TTL. A LOW selects the "BYPASS" mode causing the output of the previous port to propagate to next port or OUT. When HIGH, this signal selects "NORMAL" mode which routes the previous port to the local output, L_SOn, and routes the local input, L_SIn, to the next port or OUT.
6, 7	L_SO1-, L_SO1+	OUTPUT - Differential (Biased at VDD-1.32V). Serial output driving the local receiver corresponding to PBC port 1.
43, 44	L_SO2-, L_SO2+	OUTPUT - Differential (Biased at VDD-1.32V) Serial output driving the local receiver corresponding to PBC port 2.
37, 38	L_SO3-, L_SO3+	OUTPUT - Differential (Biased at VDD-1.32V) Serial output driving the local receiver corresponding to PBC port 3.
30, 31	L_SO4-, L_SO4+	OUTPUT - Differential (Biased at VDD-1.32V) Serial output driving the local receiver corresponding to PBC port 4.
25, 24	OUT-, OUT+	OUTPUT - Differential (Biased at VDD - 1.32V) Serial output driving the upstream PBC port.
2, 14, 20-21, 32	VDD	Digital Logic Power Supply. 3.3V Supply for digital logic.
5, 26, 29 36, 42	VDDP	High-Speed Output Power Supply. 3.3V Supply for PECL drivers.
1, 8, 11-13, 19, 22-23, 33, 39	VSS	Ground. Ground pins are physically attached to the die mounting surface, and are an important part of the thermal path. For best thermal performance, all ground pins should be connected to a ground plane, using multiple vias if possible.

Package Information

44-Pin PQFP 10 x 10 mm



Item	mm	Tol.
A	2.45	MAX
D	2.00	+0.10
E	0.35	±.05
F	13.20	±.25
G	10.00	±.10
H	13.20	±.25
I	10.00	±.10
J	0.88	+0.15 / -0.10
K	0.80	BASIC



NOTES:
Drawing not to scale.
Cavity up
All units in mm unless otherwise noted.

Package Thermal Characteristics

The VSC7121 is packaged into a standard plastic quad flatpack with an embedded, but unexposed thermal slug. This package adheres to industry standard EIAJ footprints for a 10x10mm body, 44 lead PQFP. The package construction is as shown in Figure 6. The 44 PQFP with embedded slug has the thermal properties shown in Table 5. This package allows the VSC7121 to operate with ambient temperatures up to 70°C in still air.

Figure 6: Package Cross Reference




Table 5: 44 PQFP Thermal Resistance


<i>Symbol</i>	<i>Description</i>	<i>Value</i>	<i>Units</i>
θ_{ca-0}	Thermal resistance from case to ambient, still air	50	°C/W
θ_{ca-100}	Thermal resistance from case to ambient, 100 LFPM air	43	°C/W
θ_{ca-200}	Thermal resistance from case to ambient, 200 LFPM air	39	°C/W
θ_{ca-400}	Thermal resistance from case to ambient, 400 LFPM air	36	°C/W
θ_{ca-600}	Thermal resistance from case to ambient, 600 LFPM air	34	°C/W

Moisture Sensitivity Level

This device is rated with a moisture sensitivity level 3 rating. Refer to Application Note AN-20 for appropriate handling procedures.


Ordering Information

The order number for this product is formed by a combination of the device number and package type.



Marking Information

The package is marked with three lines of text as shown below (QM Package):



Notice

Vitesse Semiconductor Corporation reserves the right to make changes in its products specifications or other information at any time without prior notice. Therefore, the reader is cautioned to confirm that this datasheet is current prior to placing any orders. The company assumes no responsibility for any circuitry described other than circuitry entirely embodied in a Vitesse product.

Warning

Vitesse Semiconductor Corporation's product are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without the written consent is prohibited.

