

## Preliminary Data Sheet VSC830

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

### Features


- Dual 2x2 Crosspoint Switch
- 2.7 Gbits/sec NRZ Data Bandwidth, 2.7GHz Signal Bandwidth
- PECL/TTL Compatible Control Inputs
- PECL Compatible High-Speed I/O
- 50Ω Source Terminated Output Driver and Programmable Input Terminations
- Single 3.3V Supply, 1W Typical Dissipation
- Power-down Capability for Unused Outputs
- Compact 10x10mm 44 Pin PQFP Package

### General Description


The VSC830 is a monolithic dual 2x2 asynchronous crosspoint switch, designed for critical signal path control and buffering applications, such as loop-back, protection switching, and multi-channel backplane driver/receivers. Signal path delay is tightly matched between each output channel to eliminate the need for delay path compensation when switching between signal sources.

The crosspoint function is based on a multiplexer tree architecture. Each 2x2 switch can be considered as a pair of 2:1 multiplexers that share the same inputs. The signal path through each switch is fully differential and delay matched. The signal path is unregistered, so there are no restrictions on the phase, frequency, or signal pattern at each input. Unused outputs can be independently powered off, thereby eliminating power on unused sections. (See design guide in end of this document) The switch control inputs can be configured to be compatible with PECL or TTL levels. The high speed input and output levels are nominally PECL compatible and capable of interfacing with wide range of termination schemes.

### VSC830 Symbol Diagram



### Functional Block Diagram



**Preliminary Data Sheet**  
**VSC830**


2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

### **Functional Description**

#### **Select**

As shown in figure 1, each output can be treated as a 2:1 multiplexer, with the A1 and A2 inputs common to both multiplexers. The select input S1 independently controls the state of the multiplexer that drives output Y1, and select input S2 independently controls the output of Y2.

**Figure 1: Select Functional Block Diagram**



The following table specifies the function of the select inputs:

**Table 1: Select Function**

S1	S2	Y1	Y2
0	0	A1	A1
1	0	A2	A1
0	1	A1	A2
1	1	A2	A2

#### **MODE**


The interface level of the select pins, S1 and S2, can be programmed to either TTL or PECL levels by shorting the MODE pin to either V<sub>CC</sub> or V<sub>EE</sub>. Note that the MODE pin must be tied to either V<sub>CC</sub> or V<sub>EE</sub>. The function of MODE is specified in the following table:

**Table 2: MODE Function**

MODE	S1, S2
V <sub>EE</sub>	TTL
V <sub>CC</sub>	PECL

#### Power-down

Power to each output stage is provided through V<sub>CC</sub>, V<sub>CCP</sub> and V<sub>EE</sub>. V<sub>CC</sub> is common to all outputs. To power off unused outputs, tie the respective V<sub>EE</sub> and V<sub>CCP</sub> pin to V<sub>CC</sub>, as shown in the following diagram:



Minimum power configuration requires output channel 1A active, so power must be applied to V<sub>CCP1A</sub> and V<sub>EE1A</sub> at all times.

#### Programmable input termination

Across each differential input (from the + input to the - input) of the VSC830 is a switched 100 ohm termination resistor. Using the TERM\_ENABLE pin, the termination can be optionally disabled. To enable the input termination, connect the respective TERM\_ENABLE pin to VCC. To disable the internal termination, connect TERM\_ENABLE to VEE. If unconnected, the TERM\_ENABLE pin will self-bias to VEE and disable the internal termination. Independent termination controls are provided for the "A" and "B" switches.

### AC Characteristics

**Table 3: AC Timing**

Parameter	Description	Min	Typ	Max	Units
F <sub>RATE</sub>	Signal path data rate			2.7	Gbits/s
F <sub>BW</sub>	Signal path bandwidth (-3dB)			2.7	GHz
T <sub>SKW</sub>	Channel to channel delay skew	-	50	-	ps
T <sub>CON</sub>	Switch configuration setup time (2)	-	-	1	ns
t <sub>R</sub> , t <sub>F</sub>	High-speed output rise/fall times, 20% to 80% (1)	-	-	150	ps
t <sub>JP</sub>	Signal path added jitter, peak-peak (2)	-		40	ps

Note 1: Input signal rise/fall time < 150ps, measured using an alternating I/O pattern.

Note 2: Tested on a sample basis only, with 2<sup>23</sup>-1 PRBS data, input signal rise/fall time < 150ps. Value stated in table is added to measurement system jitter.

## Preliminary Data Sheet

### VSC830

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

#### **DC Characteristics** (*All characteristics are over the specified operating conditions.*)

**Table 4: Power**

Parameter	Description	(Max)	Units
I <sub>CC</sub>	Total V <sub>CC(P)</sub> supply current	350	mA
P <sub>D</sub>	Power dissipation per output (Y1A±, Y2A±, Y1B±, Y2B±)	300	mW
P <sub>T</sub>	Total chip power (all outputs powered on)	1.2	W

Note: Specified with outputs terminated, 100Ω between true and complement, V<sub>cc</sub> = 3.45V

**Table 5: Select Input Levels - TTL Mode**

Parameter	Description	Min	Typ	Max	Units	Conditions
V <sub>IH</sub>	Input HIGH voltage (TTL)	2.0	—	—	V	—
V <sub>IL</sub>	Input LOW voltage (TTL)	—	—	0.8	V	—
I <sub>IH</sub>	Input HIGH current (TTL)	—	—	500	µA	V <sub>IN</sub> = 2.4V
I <sub>IL</sub>	Input LOW current (TTL)	—	—	-500	µA	V <sub>IN</sub> = 0.5V

**Table 6: Select Input Levels - PECL Mode**

Parameter	Description	Min	Typ	Max	Units	Conditions
V <sub>IH</sub>	Input HIGH voltage (PECL)	V <sub>CC</sub> -1.0	—	—	V	—
V <sub>IL</sub>	Input LOW voltage (PECL)	—	—	V <sub>CC</sub> -1.6	V	—
I <sub>IH</sub>	Input HIGH current (PECL)	—	—	500	µA	V <sub>IN</sub> = 2.5V
I <sub>IL</sub>	Input LOW current (PECL)	—	—	-500	µA	V <sub>IN</sub> = 1.5V

**Table 7: Control Inputs**

Parameter	Description	Min	Typ	Max	Units	Conditions
R <sub>PEMODE</sub>	PEMODE pin impedance		3100		ohms	

**Table 8: "A" Input Levels (Differential PECL)**

Parameter	Description	Min	Typ	Max	Units	Conditions
V <sub>ID</sub>	Input differential voltage	200	—	1000	mV	note 1
V <sub>ICM</sub>	Input common-mode voltage	V <sub>CC</sub> -1.5	—	V <sub>CC</sub> -1.1	V	

Note 1: Peak-peak swing of each side of the differential input.

**Table 9: "Y" Output Levels (Differential PECL)**

Parameter	Description	Min	Typ	Max	Units	Conditions
$V_{OD1}$	Output differential voltage (Data)	400	700	1000	mV	note 1
$V_{OD2}$	Output differential voltage (Clock)	400	550	850	mV	note 2
$V_{OCM}$	Output common-mode voltage	$V_{CC}-1.6$	—	$V_{CC}-1.0$	V	

Note 1: Peak-peak swing of each side of the differential output.  $2^{23}-1$  PRBS data.

Note 2: Peak-peak swing of each side of the differential output. Alternating I/O pattern.

### Absolute Maximum Ratings

Power Supply Voltage ( $V_{CC}$ ) Potential to GND .....	-0.5 V to +4.0 V
TTL Input Voltage Applied .....	-0.5 V to $V_{CC}+0.5$ V
ECL Input Voltage Applied .....	-0.5 V to $V_{CC}+0.5$ V
Output Current ( $I_{OUT}$ ).....	50 mA
Case Temperature Under Bias ( $T_C$ ) .....	-55° to + 125°C
Storage Temperature ( $T_{STG}$ ) .....	-65° to + 150°C

Note: Caution: Stresses listed under "Absolute Maximum Ratings" may be applied to devices one at a time without causing permanent damage. Functionality at or exceeding the values listed is not implied. Exposure to these values for extended periods may affect device reliability.

### Operating Conditions

Supply voltage ( $V_{EE}$ ) .....	0 V
Supply voltage ( $V_{CC}$ ) .....	+3.3V ±5%
Supply voltage ( $V_{CCP}$ ) .....	+3.3V ±5%
Operating Range ( $T$ ).....	0° to 85°C

\*Lower limit of specification is ambient temperature and upper limit is case temperature.

### ESD Ratings

Proper ESD procedures should be used when handling this product. The VSC830 is rated to the following ESD voltages based on the human body model:


1. All pins are rated at or above 1500V.

**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

**Package Pin Descriptions**

Figure 2: VSC830 Package Pin Diagram (top view)



**Table 10: Pin Identification**

<i>Signal Name</i>	<i>Pin(s)</i>	<i>Function</i>	<i>Description</i>
V <sub>CC</sub>	1, 5, 7, 11, 12, 16, 28, 40, 44	Positive Supply	Global supply for chip
V <sub>EE1A</sub>	34, 35	Negative Supply	For channel output 1A. Must always be powered on.
V <sub>EE2A</sub>	32, 33	Negative Supply	For output 2A. Connect to VCC to power-off.
V <sub>EE1B</sub>	23, 24	Negative Supply	For output 1B. Connect to VCC to power-off.
V <sub>EE2B</sub>	21, 22	Negative Supply	For output 2B. Connect to VCC to power-off.
V <sub>CCP1A</sub>	38	Positive Supply	Output driver supply for channel 1A
V <sub>CCP2A</sub>	29	Positive Supply	Output driver supply for channel 2A
V <sub>CCP1B</sub>	27	Positive Supply	Output driver supply for channel 1B
V <sub>CCP2B</sub>	18	Positive Supply	Output driver supply for channel 2B
TERM_ENABLE_A	39	Termination Enable	Input termination enable for the “A” switch. Normally low (VEE). Connect to VCC to enable internal 100 ohm termination between AxA <sub>±</sub> inputs.
TERM_ENABLE_B	17	Termination Enable	Input termination enable for the “B” switch. Normally low (VEE). Connect to VCC to enable internal 100 ohm termination between AxA <sub>±</sub> inputs.
PEMODE	6	Control	PECL/TTL interface control
A1A <sub>±</sub>	41, 42	PECL Input	Channel 1A differential signal input
S1A	43	PECL/TTL Input	Channel 1A input selector
Y1A <sub>±</sub>	37, 36	PECL Output	Channel 1A differential output
A2A <sub>±</sub>	3, 4	PECL Input	Channel 2A differential signal input
S2A	2	PECL/TTL Input	Channel 2A input selector
Y2A <sub>±</sub>	31, 30	PECL Output	Channel 2A differential output
A1B <sub>±</sub>	8, 9	PECL Input	Channel 1B differential signal input
S1B	10	PECL/TTL Input	Channel 1B input selector
Y1B <sub>±</sub>	26, 25	PECL Output	Channel 1B differential output
A2B <sub>±</sub>	14, 15	PECL Input	Channel 2B differential signal input
S2B	13	PECL/TTL Input	Channel 2B input selector
Y2B <sub>±</sub>	20, 19	PECL Output	Channel 2B differential output


**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

**Package Thermal Characteristics**

The VSC830 is packaged into a standard plastic quad flatpack with an embedded, but unexposed thermal slug. This package adheres to industry-standard EIAJ footprints for a 10x10mm body, 44 lead PQFP. The package construction is as shown in Figure 3. The 44 PQFP with embedded slug has the thermal properties shown in Table 11. This package allows the VSC830 to operate with ambient temperatures up to 70°C in still air.

**Figure 3: Package Cross Reference**



**Table 11: 44 PQFP Thermal Resistance**


<i>Symbol</i>	<i>Description</i>	<i>Value</i>	<i>Units</i>
$\theta_{ca-0}$	Thermal resistance from case to ambient, still air	28.4	°C/W
$\theta_{ca-100}$	Thermal resistance from case to ambient, 100 LFPM air	22.7	°C/W
$\theta_{ca-200}$	Thermal resistance from case to ambient, 200 LFPM air	19.9	°C/W
$\theta_{ca-400}$	Thermal resistance from case to ambient, 400 LFPM air	16.2	°C/W
$\theta_{ca-600}$	Thermal resistance from case to ambient, 600 LFPM air	13.9	°C/W

**Preliminary Data Sheet**  
**VSC830**


2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

**Package Information**

**44 Pin PQFP Package Drawing**



Item	mm	Tol.
A	2.45	MAX
D	2.00	.+10 / -.05
E	0.35	±.05
F	13.20	±.25
G	10.00	±.10
H	13.20	±.25
I	10.00	±.10
J	0.88	.+15 / -.10
J1	0.80	.+15 / -.10
K	0.80	BASIC
L	3.56	±.50 DIA.



**NOTES:**

*Drawing not to scale.*

*Heat spreader up.*

*All units in mm unless otherwise noted.*

*Package #: 101-299-1*


*Issue #: 1*

**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

**Ordering Information**

The order number for this product is formed by a combination of the device number, and package type.



**Evaluation Boards**

An evaluation board for the VSC830 is available. Please contact your local sales representative.

**Notice**

This document contains preliminary information about a new product in the preproduction phase of development. The information in this document is based on initial product characterization. Vitesse reserves the right to alter specifications, features, capabilities, functions, manufacturing release dates, and even general availability of the product at any time. The reader is cautioned to confirm this datasheet is current prior to using it for design.

**Warning**

Vitesse Semiconductor Corporation's products are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without the written consent is prohibited.

**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

## Design Guide

### Introduction

The purpose of this document is to make it easier for system designers to use the VSC830 2.7 Gbits/sec dual 2x2 crosspoint switch. This guide provides guidelines for I/O terminations, power supply decoupling and board layout.

### Signal Terminations

The high speed inputs (A1A+/-, A1B+/-, A2A+/- and A2B+/-) on the VSC830 are internally terminated with a programmable 100 ohm termination between the true and complement input. The input termination can be disabled by connecting the TERM\_ENABLE pin to VEE. High impedance internal biasing resistors provide the correct bias voltage at the inputs for AC coupled applications (Figure 3).

**Figure 4: High Speed Input Termination**

Figure 3a





Figure 3b




$C_{IN}$  TYP = 0.1  $\mu\text{F}$  (Capacitor value is selected for data input = 2.7Gbit/s.)  
 $V_{TT} = V_{CC} - 1.3\text{ V}$

**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

The high speed outputs (Y1A+/-, Y1B+/-, Y2A+/- and Y2B+/-) each consist of a differential pair designed to drive a  $50\Omega$  transmission line. The transmission line should be terminated with a  $100\Omega$  resistor at the receiver of the downstream device between the true and complement outputs. No connection to a termination voltage is required. The output driver is source terminated to  $50\Omega$  on-chip, providing a snubbing of any reflections. Output power can be cut by tying  $V_{EE}$  to  $V_{CC}$ . In single ended mode, the unused output must be terminated with  $50\Omega$ . Some output termination examples are shown in Figures 3 and 4.


**Figure 5: Examples of High Speed Output I/O Termination for VSC830**



**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch

**Figure 6: Examples of High Speed Output I/O Termination for VSC830**



**Power Supply and Layout Considerations**

The VSC830 is a single supply part, requiring only a 3.3V supply. The location and hook-up of the bypass capacitors is critical to providing the VSC830 with a clean 3.3V power supply.  $V_{CC}$  that are adjacent can share a  $0.027\mu F$  capacitor connected to  $V_{EE}$ .

Normally the four channel specific  $V_{CC}$  pins ( $V_{CC}P1A$ ,  $V_{CC}P1B$ ,  $V_{CC}P2A$ ,  $V_{CC}P2B$ ) are connected to one common  $V_{CC}$  plane. In the same way the four channel specific  $V_{EE}$  pins are connected to the common  $V_{EE}$  plane. A suggested decoupling schematic for this configuration is shown in figure 5a. However, a slightly higher signal integrity can be achieved if these pins are treated as different power supplies. In this case  $V_{CC}P1A$  should then be decoupled to  $V_{EE}1A$  etc. This is shown in figure 5b.

**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch


**Figure 7: VSC830 Decoupling Examples (Top view)**

Top View  
Heat Spreader Up


$V_{CC} = 3.3\text{ V}$   
 $V_{EE} = \text{GND}$

$C_1 = 0.027\mu\text{F}$

**a) Common  $V_{CC}$  and  $V_{EE}$  planes**



**b) Separate  $V_{CC}$  and  $V_{EE}$  planes**



Recommended capacitor and resistor size is 'size 805'.

**Preliminary Data Sheet**  
**VSC830**

2.7 Gbits/sec  
*Dual 2x2 Crosspoint Switch*

**High Speed Serial I/O Layout Considerations**

The high speed serial signals contain digital data at fundamental frequencies up to 2.488GHz clock rate. Given that, in order to preserve the edges of such data sequences, it is necessary to have excellent frequency and phase response up to at least the 3<sup>rd</sup> harmonic, if not the 7<sup>th</sup> harmonic. Improved signal quality will result should the reader follow the general design rules below:


1. Keep traces as short as possible. Initial component placement should be very carefully considered.
2. The impedance of the traces must match that of the terminations, connectors and cable(s) in order to reduce reflections and impedance mismatches. Reflections can create standing waves that will increase the signal jitter.
3. Differential transmission line impedance must be maintained at 100Ω.
4. When routing differential pairs, keep the lengths identical for both traces. Differences in trace length translate directly into signal skew and can add to the signal jitter. Remember also that the differential impedance is affected by the separation between the traces.
5. Keep differential pair traces on the same side of the PCB to minimize impedance discontinuity, such as the one caused when using printed-circuit board vias.
6. Eliminate or reduce stubs.
7. Use rounded corners rather than 45° or 90° corners.
8. Keep signal traces far from other signals which might capacitively couple noise into the signals. This includes the other trace of a differential pair or the traces of the parallel PECL or TTL interface.
9. Do not cut up the power or ground planes in an effort to steer current paths. This usually produces more noise, not less.



**Preliminary Data Sheet**

**VSC830**

*2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch*



**Preliminary Data Sheet**

**VSC830**

*2.7 Gbits/sec  
Dual 2x2 Crosspoint Switch*

