

# VME02 Control Transceiver with Incident Wave Switching

## **General Description**

The VME02 is designed for two-way synchronous communications between data buses with minimal external timing requirements.

The VME02 consists of three non-inverting bidirectional buffers with TRI-STATE® outputs designed with incident wave switching, live insertion support and enhanced noise margin optimized for VME backplane applications. In addition the VME02 contains eight bidirectional buffers with open collector driver with enhanced noise margin and live insertion support.

A  $V_{CC}$  bias pin provides for the precharging of the A side outputs during live insertion. When set at 5.0V, this pin will establish a voltage of 1.5V on the A port before  $V_{CC}$  is connected. This precharge will minimize the capacitive discharge, and associated discontinuity, onto the active backplane during board insertion.

The B port includes a bus hold circuit to latch the output to the value last forced on that pin.

The B port of this device includes  $25\Omega$  series output resistors, which minimize undershoot and ringing.

## **Features**


- Supports the VME64 ETL specification
- Functionally and pin compatible with TI SN74ABTE16246
- Improved TTL-compatible input threshold range
- Eight outputs support VME open collector functions
- $\blacksquare$  Supports 25  $\!\Omega$  incident wave switching on the A port
- V<sub>CC</sub> Bias pin minimizes signal distortion during live insertion
- BiCMOS design significantly reduces power dissipation
- $\blacksquare$  Distributed  $\mathsf{V}_{CC}$  and GND pin configuration minimizes high-speed switching noise
- $\blacksquare$  25 $\Omega$  series-dampening resistor on B-port
- Available in 48-pin SSOP and ceramic flatpak
- Guaranteed output skew
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection

## **Pin Description**

Pin Names	Description
9DIR-11DIR	Transmit/Receive Inputs
ŌĒ	Output Enable Input (Active LOW)
1A-8A	Backplane Bus Inputs or Open
	Collector Outputs, with Live Insertion
9A-11A	Backplane Bus Inputs or
	TRI-STATE Outputs, with Live Insertion
1BI-8BI	Local Bus Input Pins
1BO-8BO	Local Bus Output Pins, with Bus Hold
9B-11B	Local Bus Inputs, with Bus Hold or
	TRI-STATE Outputs
V <sub>CC</sub> Bias	Live Insertion Power Supply

## **Connection Diagram**

#### Pin Assignment for SSOP and Flatpak



TI /F/11658-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation

## **Functional Description**

The device uses Direction (DIR) control and Output Enable  $(\overline{OE})$  control. The DIR inputs determine the direction of data flow through the device.


The part contains active circuitry which keeps all outputs disabled when  $V_{CC}$  is less than 2.2V to aid in live insertion applications.

## **Truth Table**

		Inputs	Operation		
ŌĒ	9DIR	10DIR	11DIR	11 <del>0EA</del>	operation
Н	Χ	Χ	Χ	Χ	Isolation
L	Χ	X	X	X	1BI-8BI Data to 1A-8A Bus(*OC)
					1A-8A Data to 1BO-8BO Bus
L	L	X	X	X	9A Data to 9B Bus
L	Н	X	X	X	9B Data to 9A Bus
L	Χ	L	X	X	10A Data to 10B Bus
L	Χ	Н	X	X	10B Data to 10A Bus
L	Χ	X	L	L	11A Data to 11B Bus
L	Χ	X	L	Н	11A, 11B Isolation
L	Χ	X	Н	X	11B Data to 11A Bus

Note: \*OC = Open Collector Outputs


# Logic Diagram (Positive Logic)




## **ETL's Improved Noise Immunity**

TTL input thresholds are typically determined by temperature-dependent junction voltages which result in worst case input thresholds between 0.8V and 2.0V. By contrast, ETL provides greater noise immunity because its input thresholds are determined by current mode input circuits similar to those used for ECL or BTL. ETL's worst case input thresholds, between 1.4V and 1.6V, are compensated for temperature, voltage and process variations.

## Improved Input Threshold Characteristics of ETL






ETL Worst Case V<sub>OUT</sub>-V<sub>IN</sub>

## **Incident Wave Switching**


When TTL logic is used to drive fully loaded backplanes, the combination of low backplane bus characteristic impedance, wide TTL input threshold range and limited TTL drive generally require multiple waveform reflections before a valid signal can be received across the backplane. The VME International Trade Association (VITA) defined ETL to provide incident wave switching which increases the data transfer rate of a VME backplane and extends the life of VME applications. TTL compatibility with existing VME backplanes and modules was maintained.

To demonstrate the incident wave switching capability, consider a VME application. A VME bus must be terminated to  $\pm 2.94$ V with 190 $\Omega$  at each end of its 21 card backplane. The surge impedance presented by a fully loaded VME backplane is approximately 25 $\Omega$ . If the output voltage/current of an ABTC driver is plotted with this load, the intersection at 1.2V for a falling edge and at 1.6V for a rising edge does not reach the worst case input threshold of a second ABTC circuit. This is shown in the two figures below. However, an ETL driver located at one end of the backplane is able to provide incident wave switching because it has a higher drive and a tighter input threshold.

#### Estimated ETL/ABTC Initial Falling Edge Step



#### Estimated ETL/ABTC Initial Rising Edge Step




Because ETL has a much more precise input threshold region, an ETL receiver will interpret its predicted falling input of 0.85V as a logic ZERO and the initial rising edge of 1.9V as a logic ONE. This comparison is for the case of a  $25\Omega$  surge impedance backplane driven from one end.

## **Incident Wave Switching (Continued)**

The resulting ABTC and ETL waveform predictions and their input thresholds are compared below. This shows how ETL can achieve backplane speeds not always possible with conventional TTL compatible logic families.

# Comparing the Incident Wave Switching of ETL with ABTC



## **Live Insertion Module Replacement**

To allow a system module to be replaced without disturbing signals passing between other operating modules requires careful design of operating systems, applications software and hardware. ETL supports live insertion module replacement with features that minimize backplane signal disturbance while a module is inserted. As specified by VITA, live insertion requires several backward-compatible system enhancements including: an improved backplane connector with an embedded ground plane and differential length connector pins. The differential length connector pins allow power sequencing to the module so that the signal pins can be controlled to a biased high impedance before they make contact with the backplane.


VITA's ETL modules will use an early  $V_{CC}$  power input, called  $V_{CC}$  Bias, to control the ETL transceivers to a high impedance to minimize insertion disturbance. In addition,  $V_{CC}$  Bias is used to precharge the backplane driver output capacitance including the module connector pin and module etch. The precharge voltage is to 1.5V using a switched 40 k $\Omega$  resistor. This precharge will minimize the capacitive discharge onto an active backplane as the signal connection is made. To allow designers to maintain this condition until

after a module is fully powered and initialized, the  $\overline{\text{OE}}$  pin can be used to maintain outputs in the high impedance, precharged state. Contact bounce during live insertion will charge each output pin to a logic ONE or ZERO. If the contact bounces open, the 40 k $\Omega$  resistor will reestablish the 1.5V level in a few microseconds.

When applying power to a PCB containing ETL transceivers, the system  $V_{CC}$  can be connected to  $V_{CC}$  Bias without damage to the device.

If the advantages of Live Insertion are to be included in the system, then  $V_{CC}$  Bias should be allowed to reach normal operating levels before  $V_{CC}$  becomes higher than 2.2 volts. In addition, when removing a module, or turning off system power,  $V_{CC}$  should be reduced below 2.2 volts before  $V_{CC}$  Bias is allowed to drop below normal operating limits. This sequencing is shown below.

The figure  $V_{CC}$  Power-up Critical Voltages shows the relationship between  $\overline{OE}$  and  $V_{CC}$  while power is being applied and removed. This relationship holds if  $V_{CC}$  Bias is within normal operating conditions or if  $V_{CC}$  Bias is equal to  $V_{CC}$ .



V<sub>CC</sub> and OE Power-Up Critical Relations

TL/F/11658-6

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C -55°C to +125°C Ambient Temperature under Bias

Junction Temperature under Bias Ceramic

-55°C to +175°C Plastic −55°C to +150°C

V<sub>CC</sub> Pin Potential to Ground Pin

 $-0.5\mbox{V}$  to  $+7.0\mbox{V}$ Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -50~mA to +5.0~mA

Voltage Applied to Any Output

in the Disabled or Power-off State in the HIGH State

Current Applied to Output in LOW State (Max)

 $-0.5\mbox{V}$  to  $5.5\mbox{V}$  $-0.5\mbox{V}$  to  $\mbox{V}_{\mbox{CC}}$ 

128 mA

DC Latchup Source Current Over Voltage Latchup (I/O)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

-500 mA

10V

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **Recommended Operating** Conditions

Free Air Ambient Temperature

-55°C to +125°C -40°C to +85°C Military Commercial

Supply Voltage

Military Commercial  $+\,4.5V$  to  $+\,5.5V$  $+\,4.5V$  to  $+\,5.5V$ (Δt/ΔV) 20 ns/V Minimum Input Edge Rate Data Input Enable Input 50 ns/V

## **DC Electrical Characteristics**

Cumbal	Davamatau			VME02	!	I I mide	, I	0	
Symbol	Parameter		Min	Тур	Max	Units	V <sub>CC</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	ŌĒ	2.0			V		Recognized HIGH Signal	
		Other Inputs	1.6			<b>"</b>			
V <sub>IL</sub>	Input LOW Voltage	ŌĒ			0.8	V		Recognized LOW Signal	
		Other Inputs			1.4	<b>"</b>			
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	٧	Min	$I_{IN} = -18 \text{ mA } (\overline{OE}_n, DIR)$	
V <sub>OH</sub>	Output HIGH Voltage	B Port	2.4 2.0		V <sub>CC</sub> - 1	V V	Min	$\begin{split} I_{OH} &= -100~\mu\text{A} \\ I_{OH} &= -1~\text{mA} \\ I_{OH} &= -12~\text{mA} \end{split}$	
		9A-11A	2.4 2.0		V <sub>CC</sub> - 1	V V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -32 \text{ mA}$ $I_{OH} = -60 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	B Port			0.4 0.8	V V	Min	$I_{OL} = 1 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	
		A Port			0.55 0.9	V V	Min	$I_{OL} = 64 \text{ mA}$ $I_{OL} = 90 \text{ mA}$	
I <sub>HOLD</sub>	Bus Hold Current	B Port	100			μΑ	Min	$\overline{OE} = HIGH,$ $V_O = 0.8V$	
		BIOIL	-100			μΛ	IVIIII	$\overline{OE}$ = HIGH, V <sub>O</sub> = 2.0V	
Icc	V <sub>CC</sub> Bias Supply Current				10	mA		$V_{CC} = \le V_{CC}$ Bias $V_{CC}$ Bias $= 0$ to 5.5V $I_O = 0$	
I <sub>OFF</sub>	Output Current, Power Down				100	μΑ	0.0	$V_{CC}$ Bias = 0V $V_I$ or $V_O \le 4.5$ V	
I <sub>I</sub>	Input Current Control Pins	Military			±10	μΑ	5.5	$V_{IN} = 0$ or $V_{CC}$	
		Commercial			±5	μΑ	5.5	$V_{IN} = 0$ or $V_{CC}$	
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current	9A-11A			50	μΑ	5.5	$V_{OUT} = 2.7V, \overline{OE} = 2.0V$	
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current	9A-11A			-50	μΑ	5.5	$V_{OUT} = 0.5V, \overline{OE} = 2.0V$	

# DC Electrical Characteristics (Continued)

Symbol Paramet				VME02		Units	,	Conditions
Symbol	Parameter		Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
I <sub>CCH</sub>	Power Supply Current				40	mA	Max	All Outputs HIGH, $\overline{\text{OE}} = \text{LOW}$ , DIR = HIGH or LOW
I <sub>CCL</sub>	Power Supply Current				80	mA	Max	All Outputs LOW, $\overline{\text{OE}} = \text{LOW}$ , DIR = HIGH or LOW
I <sub>CCZ</sub>	Power Supply Current				40	mA	Max	OE = HIGH All Others at V <sub>CC</sub> or GND DIR = HIGH or LOW
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load (Note 1)				0.15	mA/ MHz	Max	
$V_{LI}$	Output Live Insertion Voltage	A Port	1.3		1.7	V	5.0	$I_{OUT} = 0 \text{ mA}, \overline{OE} = HIGH$ $V_{CC} \text{ Bias} = 5.0 \text{V}$
I <sub>PRE</sub>	Precharge Current	A-Port	-20		-100	μΑ	5.0	$\overline{OE} = HIGH, V_O = 0V,$ $V_{CC} Bias = 5.0V$
		711 011	20		100	μΑ	5.0	$V_O = 3V$ , $V_{CC}$ Bias = 5.0V, $\overline{OE} = \text{High}$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>				1.0	V	5.0	$T_A = 25$ °C (Note 2) $C_L = 50$ pF; $R_L = 500\Omega$
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>		-1.4			٧	5.0	$T_A = 25$ °C (Note 2) $C_L = 50$ pF; $R_L = 500\Omega$
V <sub>OHV</sub>	Minimum High Level Dynamic Output Voltage (Note 1)			2.7		٧	5.0	$T_A = 25$ °C (Note 4) $C_L = 50$ pF; $R_L = 500\Omega$
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage (Note 1)		2.0	1.5		٧	5.0	$T_A = 25^{\circ}C \text{ (Note 3)}$ $C_L = 50 \text{ pF; } R_L = 500\Omega$
V <sub>ILD</sub>	Maximum Low Level Dy Input Voltage (Note 1)	namic		1.2	0.8	٧	5.0	$T_A = 25$ °C (Note 3) $C_L = 50$ pF; $R_L = 500\Omega$

Note 1: Guaranteed, but not tested.

 $\textbf{Note 2:} \ \text{Max. number of outputs defined as (n). } \ n-1 \ \text{data inputs are driven 0V to 3V}. \ \text{One output at LOW. Guaranteed, but not tested.}$ 

Note 3: Max. number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ). Guaranteed, but not tested.

Note 4: Max. number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

# **AC Electrical Characteristics**

		$ \begin{array}{c} \textbf{Commercial} \\ \textbf{T_A} = +25^{\circ}\textbf{C} \\ \textbf{V_{CC}} = +5\textbf{V} \end{array} $		Mili	tary	Comn	nercial			
Symbol	Parameter			$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$		$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$		Units	Fig. No.	
		Min	Тур I	Max	Min	Max	Min	Max	1	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay 9A-11A to 9B-11B	1.5 1.5		7.0 7.0	1.5 1.5	7.0 7.0	1.5 1.5	7.0 7.0	ns	1, 2, 4
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay 9B-11B to 9A-11A	1.5 1.5		7.0 7.0	1.5 1.5	7.0 7.0	1.5 1.5	7.0 7.0	ns	1, 2, 4
t <sub>PHL</sub>	Propagation Delay 1BI-8BI to 1A-8A			7		7		7	ns	1, 2, 3
t <sub>PLH</sub>	Propagation Delay 1BI-8BI to 1A-8A			15		15		15	ns	1, 2, 3
t <sub>PZH</sub>	Output Enable Time 9B-11B and 9A-11A	1.0 1.0		7.0 7.0	1.0 1.0	7.0 7.0	1.0 1.0	7.0 7.0	ns	1, 2, 3
t <sub>PHZ</sub>	Output Disable Time 9B-11B and 9A-11A	1.0 1.0		7.0 7.0	1.0 1.0	7.0 7.0	1.0 1.0	7.0 7.0	ns	1, 2, 3
t <sub>r</sub>	Rise Time 1V → 2V, 9A-11A Outputs	1.2		3.0	0.8	4.0	1.2	3.0	ns	1, 2, 4
t <sub>f</sub>	Fall Time 2V → 1V, 9A-11A Outputs	1.2		3.0	0.8	4.0	1.2	3.0	ns	1, 2, 4

## Skew

		Commercial	Military		
Symbol	Parameter	$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ 16 Outputs Switching	T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = 4.5V-5.5V 16 Outputs Switching	4.5V-5.5V Units uts Switching	
		Max	Max		
t <sub>OHS</sub> (Notes 1, 2)	Pin-to-Pin Skew LH/HL A-Port to B-Port	1.3	1.3	ns	Figures 1, 2, 4
t <sub>OHS</sub> (Notes 1, 2)	Pin-to-Pin Skew LH/HL B-Port to A-Port	1.3	1.3	ns	Figures 1, 2, 4
t <sub>PS</sub> (Notes 1, 2)	Duty Cycle Skew B-Port to A-Port	2.0	2.0	ns	Figures 1, 2, 4
t <sub>PS</sub> (Notes 1, 2)	Duty Cycle Skew A-Port to B-Port	2.0	2.0	ns	Figures 1, 2, 4

## **VME Extended Skew**

		Commercial	Military	Units	Conditions	
Symbol	Parameter	$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ 16 Outputs Switching	$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ 16 Outputs Switching			
		Max	Max			
t <sub>PV</sub> (Notes 1, 2)	Device-to-Device Skew LH/HL Transitions 9B-11B to 9A-11A	4.0	4.5	ns	Figures 1, 2, 4	
t <sub>PV</sub> (Notes 1, 2)	Device-to-Device Skew LH/HL Transitions 9A-11A to 9B-11B	2.5	3.0	ns	Figures 1, 2, 4	
t <sub>CP</sub> (Note 3)	Change in Propagation Delay with Load 9B-11B to 9A-11A	4.0	4.5	ns	Figures 1, 2, 4	
t <sub>CPV</sub> (Notes 1, 2, 3)	Device-to-Device, Change in Propagation Delay with Load 9B-11B to 9A-11A	6.0	7.0	ns	Figures 1, 2, 4	

Note 1: Skew is defined as the absolute difference in delay between two outputs. The specification applies to any outputs switching HIGH to LOW, LOW to HIGH, or any combination switching HIGH-to-LOW or LOW-to-HIGH. This specification is guaranteed but not tested.

Note 2: This is measured with both devices at the same value of  $V_{CC}$   $\pm 1\%$  and with package temperature differences of 20°C from each other.


**Note 3:** This is measured with Rx in *Figure 1* at  $13\Omega$  for one unit and at  $56\Omega$  for the other unit.

# Capacitance

Symbol	Symbol Parameter		ymbol Parameter Typ		Max	Units	Conditions, T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5	8	pF	$V_{CC} = 0.0V (\overline{OE}_n, DIR)$		
C <sub>I/O</sub> (Note 1)	Output Capacitance	9	12	pF	$V_{CC} = 5.0V (A_n)$		

Note 1:  $C_{I/O}$  is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.

# **AC Loading**



\*Includes iig and probe capacitance


TI /F/11658

#### FIGURE 1. Standard AC Test Load

Note 1: Defined to emulate the range of VME bus transmission line loading as a function of board population and driver location. Rx =  $13\Omega$ ,  $26\Omega$  or  $56\Omega$  depending on test.

Test	Port	SW1	SW2	Rx
t <sub>PHZ</sub> , t <sub>PZH</sub>	9A-11A, B	Open	Open	
t <sub>PLZ</sub> , t <sub>PZL</sub>	9A-11A, B	+7	Open	
t <sub>PHL</sub> /t <sub>PLH</sub>	1A-8A	+7	Open	
t <sub>PLH</sub> /t <sub>PHL</sub>	9A-11A	Open	Closed	26
t <sub>PLH</sub> /t <sub>PHL</sub>	В	Open	Open	
t <sub>r</sub> , t <sub>f</sub>	9A-11A	Open	Closed	26
t <sub>PV</sub>	9A-11A	Open	Closed	26
t <sub>PV</sub>	В	Open	Open	
t <sub>CP</sub>	9A-11A	Open	Closed	13 then 56
t <sub>CPV</sub>	9A-11A	Open	Closed	13 and 56

FIGURE 1a




TL/F/11658-8 FIGURE 2. Input Pulse Requirements

ŌĒ	Vm = 1.5V
DATA OUT	ф <sub>РДН</sub> Vm 55 ф <sub>РНZ</sub> V <sub>ОН</sub> 0.33V
DATA OUT	t <sub>PZL</sub>
001	V <sub>OL</sub>


FIGURE 3. TRI-STATE Output HIGH and LOW Enable and Disable Times


Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>r</sub>	t <sub>f</sub>
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 2a. Test Input Signal Requirements




TL/F/11658-10 FIGURE 4. Rise, Fall Time and Propagation Delay Waveforms





## Physical Dimensions inches (millimeters) (Continued)



48-Pin Ceramic Flatpak (FPFP) NS Package Number WA48A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408