

**P-Channel Enhancement-Mode
Vertical DMOS FETs****Ordering Information**

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	TO-220	Die [†]
-450V	30Ω	-0.2A	VP0645N2	—	—	—
-500V	30Ω	-0.2A	—	VP0650N3	VP0650N5	VP0650ND

[†] MIL visual screening available

7

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.


Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options**Applications**

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

^{*} Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}^*	I_{DRM}
TO-92	-0.1A	-0.3A	1W	125	170	-0.1A	-0.3A
TO-39	-0.25A	-0.5A	6W	21	125	-0.25A	-0.5A
TO-220	-0.25A	-0.5A	45W	2.7	70	-0.25A	-0.5A

* I_D (continuous) is limited by max rated T_J .


Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0650	-500		V	$V_{GS} = 0V, I_D = -2\text{mA}$
		VP0645	-450			
$V_{GS(\text{th})}$	Gate Threshold Voltage	-2		-4	V	$V_{GS} = V_{DS}, I_D = -2\text{mA}$
$\Delta V_{GS(\text{th})}$	Change in $V_{GS(\text{th})}$ with Temperature			-4.8	mV/°C	$V_{GS} = V_{DS}, I_D = -2\text{mA}$
I_{GSS}	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I_{DSS}	Zero Gate Voltage Drain Current			-10	μA	$V_{GS} = 0V, V_{DS} = \text{Max Rating}$
				-1	mA	$V_{GS} = 0V, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(\text{ON})}$	ON-State Drain Current		-200		mA	$V_{GS} = -5V, V_{DS} = -25V$
		-200	-700			$V_{GS} = -10V, V_{DS} = -25V$
$R_{DS(\text{ON})}$	Static Drain-to-Source ON-State Resistance		27		Ω	$V_{GS} = -5V, I_D = -100\text{mA}$
			22	30		$V_{GS} = -10V, I_D = -100\text{mA}$
$\Delta R_{DS(\text{ON})}$	Change in $R_{DS(\text{ON})}$ with Temperature			0.75	%/°C	$V_{GS} = -10V, I_D = -100\text{mA}$
G_{FS}	Forward Transconductance	50	125		$\text{m}\Omega$	$V_{DS} = -25V, I_D = -100\text{mA}$
C_{ISS}	Input Capacitance		95	160	pF	$V_{GS} = 0V, V_{DS} = -25V$ $f = 1 \text{ MHz}$
C_{OSS}	Common Source Output Capacitance		50	75		
C_{RSS}	Reverse Transfer Capacitance		10	20		
$t_{d(\text{ON})}$	Turn-ON Delay Time			10	ns	$V_{DD} = -25V$ $I_D = -200\text{mA}$ $R_{\text{GEN}} = 25\Omega$
t_r	Rise Time			10		
$t_{d(\text{OFF})}$	Turn-OFF Delay Time			20		
t_f	Fall Time			15		
V_{SD}	Diode Forward Voltage Drop			-1.8	V	$V_{GS} = 0V, I_{SD} = -50\text{mA}$
t_{rr}	Reverse Recovery Time		300		ns	$V_{GS} = 0V, I_{SD} = -50\text{mA}$







Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.


Switching Waveforms and Test Circuit




Typical Performance Curves





Typical Performance Curves

BV_{DSS} Variation with Temperature


On-Resistance vs. Drain Current



Transfer Characteristics

V_(th) and R_{DS} Variation with Temperature

Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

