

Product Summary

2.5 — 3.125 Gbps Eight-Lane CMOS SerDes (Serializer / Deserializer)

GENERAL DESCRIPTION

The Velio VC1003 is an 8-lane Serializer / Deserializer IC, which operates from 2.5 – 3.125 Gbps, (and half these rates). The device is designed for flexibility; it has multiple configuration options, allowing the operation to be tailored to specific system environments. The 8

transmitters can accept parallel data in several formats and speeds, depending upon the configuration. The 8 receivers accept serial data, recover the clock and data, and then deserialize the data into one of several formats, depending upon the configuration.

Table 1: VC1003 Features and Benefits

FEATURES	BENEFITS
Eight 2.5 – 3.125 Gbps (and half-rate) SERDES Lanes	Integration conserves board space, reduces power
1.8 V Core Voltage Supply	Low Voltage Core reduces power consumption
2.1 W Typical Power	Reduces overall system power requirements
CML High-Speed Serial I/O with Programmable Output Voltage Swing	Serial Output Signal can be tailored to specific system conditions
SSTL_2 ASIC-side I/O	Popular I/O standard for flexible ASIC design
Adjustable Pre-Emphasis on Serial Outputs	Reduces Inter-Symbol-Interference, enables serial transmission over longer distances
Typical Receiver Sensitivity as low as 50 mV	Reduces BER on noisy or lossy signals
Compensated On-Chip Termination Resistors for Serial Outputs and Inputs	Internal compensation ensures matched impedances, reducing transmission reflections
8b/10 encoder/decoder (and bypass mode)	Performs 8b/10b encode and decode
5, 10, or 20 bit/Lane ASIC Interface (10-bit mode) 4, 8, or 16 bit/Lane ASIC Interface (8-bit/10-bit mode)	Multiple bit/Lane modes support 8b/10b and SONET data streams
Self-Test with PRBS Generation	Enables in-system testing and diagnostics
25 mm x 25 mm TBGA	Space-saving, thermally enhanced package

APPLICATIONS

- 10 Gigabit Ethernet
- SONET Backplanes
- Infiniband
- Backplane applications
- Optical Transceiver Interface




Figure 1: VC1003 Transmit Signal at 3.125 Gbps

FUNCTIONAL OVERVIEW




Figure 2: VC1003 Block Diagram

Configurable Serial Outputs for Signal Integrity

The VC1003 utilizes a programmable SERIALizer and DESerializer core for high-speed serial I/O signals. The user-selectable features uniquely address Inter-Symbol Interference (ISI), and help ensure signal integrity at multi-gigabit speeds.

Programmable Pre-Emphasis

To counteract the effects of ISI, the VC1003 serial output signal has an optional pre-emphasis component. This results in a detectable data signal over longer trace lengths.

Internal Termination Resistors

Termination resistors are provided on the serial input, as well as the serial output. Input termination resistors are common at these speeds, but the internal output termination deserves special mention. It absorbs reflections from impedance discontinuities, increasing the available signal margin. The value of each of the internal termination resistors is closely matched to that of a single external resistor placed across the RREF+ and RREF- pins.

PRE-EMPHASIS EFFECTS ON SIGNAL INTEGRITY




Figure 3: 3.125 Gbps Signal Sent Over a One-Meter FR4 Backplane Plus Two Connectors (Pre-Emphasis Turned OFF)




Figure 4: 3.125 Gbps Signal Sent Over a One-Meter FR4 Backplane Plus Two Connectors (Pre-Emphasis Turned ON)

Velio reserves the right to change its products without notice. Velio advises its customers to obtain the latest version of all information prior to committing a device to an application.

Nothing herein grants any license to any intellectual property rights of Velio or any third party.

Velio is a trademark of Velio Communications, Incorporated.
Copyright © 2001 Velio Communications, Incorporated.