

HIGH PERFORMANCE**64K x 16 BIT EDO PAGE MODE****BYTE WRITE CMOS DYNAMIC RAM**

HIGH PERFORMANCE	30	35	40	45	50
Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC})	30 ns	35 ns	40 ns	45 ns	50 ns
Max. Column Address Access Time, (t_{CAA})	16 ns	18 ns	20 ns	22 ns	24 ns
Min. Extended Data Out Page Mode Cycle Time, (t_{PC})	12 ns	14 ns	15 ns	17 ns	19 ns
Min. Read/Write Cycle Time, (t_{RC})	65 ns	70 ns	75 ns	80 ns	90 ns

Features

- 64K x 16-bit organization
- EDO Page Mode for a sustained data rate of 83 MHz
- $\overline{\text{RAS}}$ access time: 30, 35, 40, 45, 50 ns
- Dual $\overline{\text{WE}}$ Inputs
- Low Power Dissipation
- Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh
- Refresh Interval: 256 cycles/4ms
- Available in 40-pin 400 mil SOJ and 40/44L-pin 400 mil TSOP-II packages
- Single +5V $\pm$ 10% Power Supply
- TTL Interface

Description

The V53C668H is a 65,536 x 16 bit high-performance CMOS dynamic random access memory. The V53C668H offers Page mode with Extended Data Output. EDO Page Mode operation allows random access up to 256 x 16 bits, within a page, with cycle times as short as 12 ns. An address, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ input capacitances are reduced to minimize the loading. The V53C668H has symmetric address 8-bit row and 8-bit column.

All inputs are TTL compatible. The V53C668H is best suited for graphics, and DSP applications requiring high performance memories.

Device Usage Chart

Operating Temperature Range	Package Outline		Access Time (ns)					Power	Temperature Mark
	K	T	30	35	40	45	50	Std.	
0°C to 70°C	•	•	•	•	•	•	•	•	Blank

**40-Pin Plastic SOJ
PIN CONFIGURATION
Top View**

Vcc	1	40	Vss
I/O1	2	39	I/O16
I/O2	3	38	I/O15
I/O3	4	37	I/O14
I/O4	5	36	I/O13
I/O5	6	35	I/O12
I/O6	7	34	I/O11
I/O7	8	33	I/O10
I/O8	9	32	I/O9
NC	10	31	NC
Vcc	11	30	Vss
UWE	12	29	CAS
LWE	13	28	OE
RAS	14	27	NC
A0	15	26	NC
A1	16	25	NC
A2	17	24	A7
A3	18	23	A6
A4	19	22	A5
Vcc	20	21	Vss

**40/44L-Pin Plastic TSOP-II
PIN CONFIGURATION
Top View**

Vcc	1	44	Vss
I/O1	2	43	I/O16
I/O2	3	42	I/O15
I/O3	4	41	I/O14
I/O4	5	40	I/O13
I/O5	6	39	I/O12
I/O6	7	38	I/O11
I/O7	8	37	I/O10
I/O8	9	36	I/O9
NC	10	35	NC
Vcc	13	32	Vss
UWE	14	31	CAS
LWE	15	30	OE
RAS	16	29	NC
A0	17	28	NC
A1	18	27	NC
A2	19	26	A7
A3	20	25	A6
A4	21	24	A5
Vcc	22	23	Vss

Pin Names

Symbol	Name
A0–A7	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
UWE	Read/Upper Byte Write Input
LWE	Read/Lower Byte Write Input
OE	Output Enable
I/O1–I/O16	Data Input/Output
V _{CC}	+5V Supply
V _{SS}	0V Supply
NC	No Connect

Absolute Maximum Ratings*

Ambient Temperature

Under Bias -10°C to +80°C

Storage Temperature (plastic) -55°C to +125°C

Voltage Relative to V_{SS} -1.0 V to +7.0 V

Data Output Current 50 mA


Power Dissipation 1.0 W

***Note:** Operation above Absolute Maximum Ratings can adversely affect device reliability.

Capacitance* $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$

Symbol	Parameter	Typ.	Max.	Unit
C_{IN1}	Address Input	3	4	pF
C_{IN2}	$\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$, $\overline{WE}$, $\overline{OE}$	4	5	pF
C_{OUT}	Data Input/Output	5	7	pF

***Note:** Capacitance is sampled and not 100% tested

Block Diagram

DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, unless otherwise specified.

Symbol	Parameter	Access Time	V53C668H			Unit	Test Conditions	Notes
			Min.	Typ.	Max.			
I_{LI}	Input Leakage Current (any input pin)		-10		10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	
I_{LO}	Output Leakage Current (for High-Z State)		-10		10	μA	$V_{SS} \leq V_{OUT} \leq V_{CC}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH}	
I_{CC1}	V_{CC} Supply Current, Operating	30			200	mA	$t_{RC} = t_{RC}(\text{min.})$	1, 2
		35			190			
		40			180			
		45			170			
		50			160			
I_{CC2}	V_{CC} Supply Current, TTL Standby				2	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH} , other inputs $\geq V_{SS}$	
I_{CC3}	V_{CC} Supply Current, $\overline{\text{RAS}}$ -Only Refresh	30			200	mA	$t_{RC} = t_{RC}(\text{min.})$	2
		35			190			
		40			180			
		45			170			
		50			160			
I_{CC4}	V_{CC} Supply Current, EDO Page Mode Operation	30			190	mA	Minimum Cycle	1, 2
		35			180			
		40			170			
		45			160			
		50			150			
I_{CC5}	V_{CC} Supply Current, Standby Output Enable other inputs $\geq V_{SS}$				2	mA	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}} = V_{IL}$	1
I_{CC6}	V_{CC} Supply Current, CMOS Standby				1	mA	$\overline{\text{RAS}} \geq V_{CC} - 0.2\text{ V}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$, All other inputs $\geq V_{SS}$	
V_{CC}	Supply Voltage		4.5	5.0	5.5	V		
V_{IL}	Input Low Voltage		-1		0.8	V		3
V_{IH}	Input High Voltage		2.4		$V_{CC} + 1$	V		3
V_{OL}	Output Low Voltage				0.4	V	$I_{OL} = 4.2\text{ mA}$	
V_{OH}	Output High Voltage		2.4			V	$I_{OH} = -5\text{ mA}$	

AC Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise noted

AC Test conditions, input pulse levels 0 to 3V

Symbol	Parameter	30		35		40		45		50		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t_{RAS}	$\overline{RAS}$ Pulse Width	30	75K	35	75K	40	75K	45	75K	50	75K	ns	
t_{RC}	Read or Write Cycle Time	65		70		75		80		90		ns	
t_{RP}	$\overline{RAS}$ Precharge Time	25		25		25		25		30		ns	
t_{CSH}	$\overline{CAS}$ Hold Time	30		35		40		45		50		ns	
t_{CAS}	$\overline{CAS}$ Pulse Width	5		6		7		8		9		ns	
t_{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay	15	20	16	24	17	28	18	32	19	36	ns	
t_{RCS}	Read Command Setup Time	0		0		0		0		0		ns	4
t_{ASR}	Row Address Setup Time	0		0		0		0		0		ns	
t_{RAH}	Row Address Hold Time	5		6		7		8		9		ns	
t_{ASC}	Column Address Setup Time	0		0		0		0		0		ns	
t_{CAH}	Column Address Hold Time	5		5		5		6		7		ns	
$t_{RSH(R)}$	$\overline{RAS}$ Hold Time (Read Cycle)	10		10		10		10		10		ns	
t_{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5		5		5		5		5		ns	
t_{RCH}	Read Command Hold Time Referenced to $\overline{CAS}$	0		0		0		0		0		ns	5
t_{RRH}	Read Command Hold Time Referenced to $\overline{RAS}$	0		0		0		0		0		ns	5
t_{ROH}	$\overline{RAS}$ Hold Time Referenced to $\overline{OE}$	6		7		8		9		10		ns	
t_{OAC}	Access Time from $\overline{OE}$		10		11		12		13		14	ns	12
t_{CAC}	Access Time from $\overline{CAS}$		10		11		12		13		14	ns	6,7,14
t_{RAC}	Access Time from $\overline{RAS}$		30		35		40		45		50	ns	6, 8, 9
t_{CAA}	Access Time from Column Address		16		18		20		22		24	ns	6,7,10
t_{LZ}	$\overline{OE}$ or $\overline{CAS}$ to Low-Z Output	0		0		0		0		0		ns	16
t_{HZ}	$\overline{OE}$ or $\overline{CAS}$ to High-Z Output	0	5	0	6	0	6	0	7	0	8	ns	16
t_{AR}	Column Address Hold Time from $\overline{RAS}$	26		28		30		35		40		ns	
t_{RAD}	$\overline{RAS}$ to Column Address Delay Time	10	14	11	17	12	20	13	23	14	26	ns	11
$t_{RSH(W)}$	$\overline{RAS}$ or $\overline{CAS}$ Hold Time in Write Cycle	10		10		10		10		10		ns	
t_{CWL}	Write Command to $\overline{CAS}$ Lead Time	10		11		12		13		14		ns	
t_{WCS}	Write Command Setup Time	0		0		0		0		0		ns	12, 13
t_{WCH}	Write Command Hold Time	5		5		5		6		7		ns	
t_{WP}	Write Pulse Width	5		5		5		6		7		ns	
t_{WCR}	Write Command Hold Time from $\overline{RAS}$	26		28		30		35		40		ns	
t_{RWL}	Write Command to $\overline{RAS}$ Lead Time	10		11		12		13		14		ns	

AC Characteristics (Cont'd)

Symbol	Parameter	30		35		40		45		50		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t_{DS}	Data in Setup Time	0		0		0		0		0		ns	14
t_{DH}	Data in Hold Time	5		5		5		6		7		ns	14
t_{WOH}	Write to $\overline{OE}$ Hold Time	5		5		6		7		8		ns	14
t_{OED}	$\overline{OE}$ to Data Delay Time	5		5		6		7		8		ns	14
t_{RWC}	Read-Modify-Write Cycle Time	100		105		110		115		130		ns	
t_{RRW}	Read-Modify-Write Cycle $\overline{RAS}$ Pulse Width	65		70		75		80		87		ns	
t_{CWD}	$\overline{CAS}$ to $\overline{WE}$ Delay	26		28		30		32		34		ns	12
t_{RWD}	$\overline{RAS}$ to $\overline{WE}$ Delay in Read-Modify-Write Cycle	50		54		58		62		68		ns	12
t_{CRW}	$\overline{CAS}$ Pulse Width (RMW)	44		46		48		50		52		ns	
t_{AWD}	Col. Address to $\overline{WE}$ Delay	32		35		38		41		42		ns	12
t_{PC}	EDO Page Mode Read or Write Cycle Time	12		14		15		17		19		ns	
t_{CP}	$\overline{CAS}$ Precharge Time	3		4		5		6		7		ns	
t_{CAR}	Column Address to $\overline{RAS}$ Setup Time	16		18		20		22		24		ns	
t_{CAP}	Access Time from Column Precharge		19		21		23		25		27	ns	7
t_{DHR}	Data in Hold Time Referenced to $\overline{RAS}$	26		28		30		35		40		ns	
t_{CSR}	$\overline{CAS}$ Setup Time $\overline{CAS}$ - before- $\overline{RAS}$ Refresh	10		10		10		10		10		ns	
t_{RPC}	$\overline{RAS}$ to $\overline{CAS}$ Precharge Time	0		0		0		0		0		ns	
t_{CHR}	$\overline{CAS}$ Hold Time $\overline{CAS}$ -before- $\overline{RAS}$ Refresh	7		8		8		10		12		ns	
t_{PCM}	EDO Page Mode Read-Modify-Write Cycle Time	56		58		60		65		70		ns	
t_{MCS}	Byte-Masked Write Setup Time	0		0		0		0		0		ns	
t_{MRH}	Byte-Masked Write Hold Time Referenced to $\overline{RAS}$	0		0		0		0		0		ns	
t_{MCH}	Byte-Masked Hold Time Referenced to $\overline{CAS}$	0		0		0		0		0		ns	
t_{OEH}	$\overline{OE}$ Hold Time from $\overline{WE}$ during Read-Modify Write Cycle	10		10		10		10		10		ns	
t_{OEP}	$\overline{OE}$ High Pulse Width	10		10		10		10		10		ns	
t_T	Transition Time (Rise and Fall)	1.5	50	1.5	50	1.5	50	1.5	50	1.5	50	ns	15
t_{REF}	Refresh Interval (256 Cycles)		4		4		4		4		4	ms	17

Notes:

1. I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
2. I_{CC} is dependent upon the number of address transitions. Specified I_{CC} (max.) is measured with a maximum of two transitions per address cycle in EDO Page Mode.
3. Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) $\geq V_{SS}$ and V_{IH} (max.) $\leq V_{CC}$.
4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC} .
5. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
6. Measured with a load equivalent to one TTL input and 50 pF.
7. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP} .
8. Assumes that $t_{RAD} \leq t_{RAD}$ (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
9. Assumes that $t_{RCD} \leq t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
10. Assumes that $t_{RAD} \geq t_{RAD}$ (max.).
11. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC} .
12. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
13. t_{WCS} (min.) must be satisfied in an Early Write Cycle.
14. t_{DS} and t_{DH} are referenced to the latter occurrence of $\overline{CAS}$ or $\overline{WE}$.
15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume $t_T = 3$ ns.
16. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
17. An initial 200 μ s pause and 8 $\overline{RAS}$ -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

Truth Table

Function	$\overline{\text{RAS}}$	$\overline{\text{LW}}$	$\overline{\text{UW}}$	$\overline{\text{CAS}}$	$\overline{\text{OE}}$	ADDRESS	I/O	Notes
Read	L	H	H	L	L	ROW/COL	Data Out	
Early Write	L	L	L	L	X	ROW/COL	Data In	
Early Write: Upper Early	L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, Data-In	
Early Write: Lower Early	L	L	H	L	X	ROW/COL	Lower Byte, Data-In Upper Byte, High-Z	
Delayed Write	L	L	L	L	L	ROW/COL	Data-In	
Delayed Write: Upper Delayed	L	H	L	L	L	ROW/COL	Lower Byte, High-Z Upper Byte, Data-In	
Delayed Write: Lower Delayed	L	L	H	L	L	ROW/COL	Lower Byte, Data-In Upper Byte, High-Z	
Read-Modify Write	L	L	L	L	L	ROW/COL	Data In	
Upper Read-Modify-Write	L	H	L	L	L	ROW/COL	Lower Byte, High-Z Upper Byte, Data-In	
Lower Read-Modify-Write	L	L	H	L	L	ROW/COL	Lower Byte, Data-In Upper Byte, High-Z	
$\overline{\text{RAS}}$ -Only Refresh	L	X	X	H	X	ROW	High-Z	
Hidden Refresh	L	H	H	L	L	X	Data Out	
CBR Refresh (Extended)	L	X	X	L	X	X	High-Z	
Self Refresh	L	X	X	L	X	X	High-Z	
Standby	H	X	X	X	X	X	High-Z	

The timing diagram illustrates the relationship between several control and data signals for the 64K1602 LCD module. The signals and their timing parameters are as follows:



- RAS** (Row Address Strobe): Active low. Timing parameters include t_{AR} (access time), t_{RAS} (row address setup time), t_{RC} (row address hold time), and t_{RP} (row address pulse width).
- CAS** (Column Address Strobe): Active low. Timing parameters include t_{CRP} (column address pulse width), t_{RCD} (row-to-column delay), t_{CSH} (column address setup time), $t_{RSH(R)}$ (row-to-column delay), t_{CAS} (column address hold time), and t_{RAD} (row address delay).
- ADDRESS**: Input signal. It is divided into **ROW ADDRESS** and **COLUMN ADDRESS** periods. Timing parameters include t_{ASR} (address setup time), t_{RAH} (row address hold time), t_{ASC} (address setup time), t_{CAH} (column address hold time), t_{CAR} (column address read time), t_{RCS} (row-to-column setup time), t_{RRH} (row-to-column hold time), and t_{RCH} (column address hold time).
- LWE/UWE** (Low/Upper Window Enable): Active low. Timing parameters include t_{CAA} (column address access time), t_{ROH} (row-to-column hold time), and t_{OAC} (output access time).
- OE** (Output Enable): Active low. Timing parameters include t_{CAC} (column address access time), t_{RA} (row address access time), t_{LZ} (low impedance time), t_{HZ} (high impedance time), and t_{H} (hold time).
- I/O**: Input/output signal. It shows a transition from high (V_{OH}) to low (V_{OL}) and back to high, with a period labeled **VALID DATA-OUT**.


The timing diagram illustrates the sequence of signals for the 64K1602 LCD module. The signals shown are:

- RAS**: Row Address Strobe. Timing parameters include t_{RAS} (pulse width), t_{AR} (setup time before CAS), t_{CRP} (setup time before RAS), and t_{RP} (return time to high level).
- CAS**: Column Address Strobe. Timing parameters include t_{RCD} (row-to-column delay), t_{CSH} (setup time before RAS), t_{RSH} (setup time before RAS), t_{CAS} (setup time before RAS), t_{CAR} (column-to-row delay), and t_{CAH} (hold time after RAS).
- ADDRESS**: Data bus address. It is divided into **ROW** and **COLUMN** periods. Timing parameters include t_{ASR} (setup time before RAS), t_{ASC} (setup time before RAS), t_{RAD} (row address delay), and t_{WCS} (write command setup time).
- UWE**: Upper Write Enable. Timing parameters include t_{WCR} (write command delay), t_{CWL} (write command delay), t_{WCH} (write command delay), and t_{WP} (write pulse width).
- LWE**: Lower Write Enable. Timing parameters include t_{WCR} (write command delay), t_{CWL} (write command delay), t_{WCH} (write command delay), and t_{WP} (write pulse width).
- OE**: Output Enable. Timing parameters include t_{DHR} (data hold time) and t_{RWL} (read/write delay).
- I/O**: Data bus data. Timing parameters include t_{DS} (data setup time) and t_{DH} (data hold time).

The diagram also shows the **VALID DATA-IN** period during the data transfer phase.





Waveforms of Upper Byte Write Cycle (Early Write)**Waveforms of Lower Byte Write Cycle (Early Write)**

Waveforms Write Cycle ($\overline{OE}$ -Controlled Write)


Don't Care

Undefined


Waveforms of Upper Byte Write Cycle ($\overline{OE}$ -Controlled Write)**Waveforms of Lower Byte Write Cycle ($\overline{OE}$ -Controlled Write)**


Don't Care

Undefined

Waveforms of Read-Modify-Write Cycle
 Don't Care

 Undefined

Waveforms of Read-Modify-Upper-Byte-Write Cycle

Waveforms of Read-Modify-Lower-Byte-Write Cycle

Don't Care

Undefined

The timing diagram illustrates the relationship between the 64K1602 LCD module and the microcontroller. The signals shown are:


- RAS**: Row Address Strobe. Timing parameters include t_{AR} (Access time), t_{RAS} (Row address strobe pulse width), and t_{RP} (Row address strobe return time).
- CAS**: Column Address Strobe. Timing parameters include t_{CRP} (Column address strobe pulse width), t_{RCD} (Row to column delay), t_{PC} (Pulse to column delay), t_{CP} (Column pulse to data delay), t_{CAS} (Column address strobe pulse width), $t_{RSH(W)}$ (Row to column delay), t_{CSH} (Column strobe to data delay), t_{RAH} (Row address strobe to data delay), t_{ASR} (Address strobe to data delay), t_{ASC} (Address strobe to data delay), t_{CAH} (Column address strobe to data delay), t_{RAD} (Row address strobe to data delay), t_{CWL} (Column write latency), t_{WCS} (Write column strobe to data delay), t_{WCH} (Write column strobe to data delay), t_{WP} (Write pulse width), t_{RWL} (Row write latency), t_{WCH} (Write column strobe to data delay), t_{WP} (Write pulse width), t_{RWL} (Row write latency).
- ADDRESS**: Data bus address. Timing parameters include t_{RAD} (Row address strobe to data delay), t_{CWL} (Column write latency), t_{WCS} (Write column strobe to data delay), t_{WCH} (Write column strobe to data delay), t_{WP} (Write pulse width), t_{RWL} (Row write latency), t_{WCH} (Write column strobe to data delay), t_{WP} (Write pulse width), t_{RWL} (Row write latency).
- LWE/UWE**: Low/High Enable. Timing parameters include t_{DS} (Data strobe to data delay), t_{DH} (Data hold time), t_{DS} (Data strobe to data delay), t_{DH} (Data hold time), t_{DS} (Data strobe to data delay), t_{DH} (Data hold time).
- OE**: Output Enable. Timing parameters include t_{DS} (Data strobe to data delay), t_{DH} (Data hold time), t_{DS} (Data strobe to data delay), t_{DH} (Data hold time).
- I/O**: Data bus data. Timing parameters include t_{DS} (Data strobe to data delay), t_{DH} (Data hold time), t_{DS} (Data strobe to data delay), t_{DH} (Data hold time).

16


The diagram illustrates the timing relationships for a 2D array memory device. The signals and their timing parameters are as follows:

- RAS:** $\overline{\text{RAS}}$ signal with timing parameters t_{AR} , t_{RAS} , and t_{RP} .
- CAS:** $\overline{\text{CAS}}$ signal with timing parameters t_{CRP} , t_{RCD} , t_{PC} , t_{CP} , t_{RSH} , and t_{CAS} .
- ADDRESS:** Signal with timing parameters t_{ASR} , t_{ASC} , t_{RAH} , t_{CAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH} , and t_{CAR} . The address is divided into ROW, COL. 1, COL. 2, and COL. N.
- UWE:** $\overline{\text{UWE}}$ signal with timing parameters t_{WCS} , t_{WCH} , and t_{WP} .
- LWE:** $\overline{\text{LWE}}$ signal with timing parameters t_{MCS} , t_{MCH} , and t_{MRH} .
- OE:** $\overline{\text{OE}}$ signal, shown as a constant high level.
- I/O1-I/O8:** Signal with timing parameters t_{DHR} , t_{DS} , and t_{DH} . It is in High-Z state during certain periods.
- I/O9-I/O16:** Signal with timing parameters t_{DHR} , t_{DS} , and t_{DH} . It contains data $D_{\text{IN}1}$, $D_{\text{IN}2}$, and $D_{\text{IN}N}$.




Waveforms of EDO Page Mode Lower Byte Write Cycle

Waveforms of EDO Page Read-Modify-Write Cycle






Don't Care

Undefined

Waveforms of EDO Page Mode Read-Modify-Upper-Byte-Write Cycle


Waveforms of EDO Page Mode Read-Modify-Lower-Byte-Write Cycle




Waveforms of $\overline{\text{RAS}}$ -Only Refresh CycleNOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$ = Don't care**Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle**

Don't Care

Undefined



Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle

NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$, A_0 - A_7 = Don't care

Waveforms of Hidden Refresh Cycle (Read)

Don't Care

Undefined

Waveforms of Hidden Refresh Cycle (Write)**Waveforms of EDO Page Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write)**

 Don't Care
  Undefined

Functional Description

The V53C668H is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C668H reads and writes data by multiplexing an 16-bit address into a 8-bit row and an 8-bit column address. The row address is latched by the Row Address Strobe ($\overline{\text{RAS}}$). The column address “flows through” an internal address buffer and is latched by the Column Address Strobe ($\overline{\text{CAS}}$). Because access time is primarily dependent on a valid column address rather than the precise time that the $\overline{\text{CAS}}$ edge occurs, the delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing $\overline{\text{RAS}}$ low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time $t_{\text{RP}}/t_{\text{CP}}$ has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable ($\overline{\text{WE}}$) signal High during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ low during a $\overline{\text{RAS}}$ operation. The column address is latched by $\overline{\text{CAS}}$. The Write Cycle can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending on whether $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ falls later. Consequently, the input data must be valid at or before the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. In the $\overline{\text{CAS}}$ -controlled Write Cycle, when the leading edge of $\overline{\text{WE}}$ occurs prior to the $\overline{\text{CAS}}$ low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ will maintain the output in the High-Z state.

In the $\overline{\text{WE}}$ controlled Write Cycle, $\overline{\text{OE}}$ must be in the high state and t_{OED} must be satisfied.

Refresh Cycle

To retain data, 256 Refresh Cycles are required in each 4 ms period. There are two ways to refresh the memory:

1. By clocking each of the 256 row addresses (A_0 through A_7) with $\overline{\text{RAS}}$ at least once every 4 ms. Any Read, Write, Read-Modify-Write or $\overline{\text{RAS}}$ -only cycle refreshes the addressed row.
2. Using a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle. If $\overline{\text{CAS}}$ makes a transition from low to high to low after the previous cycle and before $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is activated. The V53C668H uses the output of an internal 9-bit counter as the source of row addresses and ignore external address inputs.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ is a “refresh-only” mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle. A $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test mode is provided to ensure reliable operation of the internal refresh counter.

Extended Data Output Page Mode

EDO Page operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining $\overline{\text{RAS}}$ low while performing successive $\overline{\text{CAS}}$ cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while $\overline{\text{CAS}}$ is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of $\overline{\text{CAS}}$, eliminating t_{ASC} and t_{T} from the critical timing path. $\overline{\text{CAS}}$ latches the address into the column address buffer. During EDO operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Hyper Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of $\overline{\text{CAS}}$, the access time is referenced to the $\overline{\text{CAS}}$ rising edge and is specified by t_{CAP} . If the column address is valid after the rising $\overline{\text{CAS}}$ edge, access is timed from the occurrence of a valid address and is specified by t_{CAA} . In both cases, the falling edge of $\overline{\text{CAS}}$ latches the address and enables the output.

EDO provides a sustained data rate of 83 MHz for applications that require high data rates such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{256}{t_{RC} + 255 \times t_{PC}}$$

Data Output Operation

The V53C668H Input/Output is controlled by $\overline{OE}$, $\overline{CAS}$, $\overline{WE}$ and $\overline{RAS}$. A $\overline{RAS}$ low transition enables the transfer of data to and from the selected row address in the Memory Array. A $\overline{RAS}$ high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a $\overline{RAS}$ low transition, a $\overline{CAS}$ low transition or $\overline{CAS}$ low level enables the internal I/O path. A $\overline{CAS}$ high transition or a $\overline{CAS}$ high level disables the I/O path and the output driver if it is enabled. A $\overline{CAS}$ low transition while $\overline{RAS}$ is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding $\overline{OE}$ high. The $\overline{OE}$ signal has no effect on any data stored in the output latches. A $\overline{WE}$ low level can also disable the output drivers when $\overline{CAS}$ is low. During a Write cycle, if $\overline{WE}$ goes low at a time in relationship to $\overline{CAS}$ that would normally cause the outputs to be active, it is necessary to use $\overline{OE}$ to disable the output drivers prior to the $\overline{WE}$ low transition to allow Data In Setup Time (t_{DS}) to be satisfied.



Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{RAS}$ clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the V_{CC} current requirement of the V53C668H is dependent on the input levels of $\overline{RAS}$ and $\overline{CAS}$. If $\overline{RAS}$ is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that $\overline{RAS}$ and $\overline{CAS}$ track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. V53C668H Data Output Operation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
$\overline{CAS}$ -Controlled Write Cycle (Early Write)	High-Z
$\overline{WE}$ -Controlled Write Cycle (Late Write)	$\overline{OE}$ Controlled. High $\overline{OE}$ = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
EDO Page Mode Read	Data from Addressed Memory Cell
EDO Page Mode Write Cycle (Early Write)	High-Z
EDO Page Mode Read-Modify-Write Cycle	Data from Addressed Memory Cell
$\overline{RAS}$ -only Refresh	High-Z
$\overline{CAS}$ -before- $\overline{RAS}$ Refresh Cycle	Data remains as in previous cycle
$\overline{CAS}$ -only Cycles	High-Z

Package Outlines**40-Pin Plastic SOJ****40/44L-Pin TSOP-II**

U.S.A.

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

HONG KONG

19 DAI FU STREET
TAIPO INDUSTRIAL ESTATE
TAIPO, NT, HONG KONG
PHONE: 852-2665-4883
FAX: 852-2664-7535

TAIWAN

7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 886-2-2545-1213
FAX: 886-2-2545-1209

1 CREATION ROAD I
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 886-3-578-3344
FAX: 886-3-579-2838

JAPAN

WBG MARINE WEST 25F
6, NAKASE 2-CHOME
MIHAMA-KU, CHIBA-SHI
CHIBA 261-71
PHONE: 81-43-299-6000
FAX: 81-43-299-6555

IRELAND & UK

BLOCK A UNIT 2
BROOMFIELD BUSINESS PARK
MALAHIDE
CO. DUBLIN, IRELAND
PHONE: +353 1 8038020
FAX: +353 1 8038049

GERMANY**(CONTINENTAL
EUROPE & ISRAEL)**

71083 HERRENBERG
BENZSTR. 32
GERMANY
PHONE: +49 7032 2796-0
FAX: +49 7032 2796 22

U.S. SALES OFFICES**NORTHWESTERN**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

SOUTHWESTERN

SUITE 200
5150 E. PACIFIC COAST HWY.
LONG BEACH, CA 90804
PHONE: 562-498-3314
FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 972-690-1402
FAX: 972-690-0341

NORTHEASTERN

SUITE 436
20 TRAFALGAR SQUARE
NASHUA, NH 03063
PHONE: 603-889-4393
FAX: 603-889-9347

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.