

# MOS INTEGRATED CIRCUIT $\mu$ PD75P3116

# 4-BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD75P3116 replaces the  $\mu$ PD753108's internal mask ROM with a one-time PROM, and features expanded ROM capacity.

Because the  $\mu$ PD75P3116 supports programming by users, it is suitable for use in evaluation of systems in the development stage using the  $\mu$ PD753104, 753106, or 753108, and for use in small-scale production.

Detailed information about functions is provided in the following User's Manual. Be sure to read it before designing:

μPD753108 User's Manual: U10890E

#### **FEATURES**

$\bigcirc$	Compa	tible	with	"PD	753108
<b>\</b> /	Compa	ubic	VVILII	$\mu$	

O Memory capacity:

PROM: 16384 × 8 bits
 RAM: 512 × 4 bits

 $\bigcirc$  Can be operated in same power supply voltage range as the mask version  $\mu$ PD753108

•  $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$ 

On-chip LCD controller/driver

QTOP™ microcontroller

**Remark** QTOP microcontrollers are microcontrollers with on-chip one-time PROM that are totally supported by NEC. This support includes writing application programs, marking, screening, and verification.

#### ORDERING INFORMATION

Part Number	Package
μPD75P3116GC-AB8	64-pin plastic QFP (14 × 14)
$\mu$ PD75P3116GK-8A8	64-pin plastic LQFP (12 $\times$ 12)
иPD75P3116GC-8BS	64-pin plastic LQFP (14 × 14)

Caution This device does not provide an internal pull-up resistor connection function by means of mask option.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



# **FUNCTION OUTLINE**

	Item		Function			
Instruction execution time		• 0.67	<ul> <li>0.95, 1.91, 3.81, or 15.3 μs (main system clock: @ 4.19 MHz)</li> <li>0.67, 1.33, 2.67, or 10.7 μs (main system clock: @ 6.0 MHz)</li> <li>122 μs (subsystem clock: @ 32.768 kHz)</li> </ul>			
Internal memory PROM			. ¥ × 8 bits			
	RAM	512 ×	4 bits			
General-purpose registers			manipulation: 8 × 4 banks manipulation: 4 × 4 banks			
I/O ports	CMOS input	8	Internal pull-up resistor connection can be specified by software setting: 7			
	CMOS I/O	20	Internal pull-up resistor connection can be specified by software setting: 12 Shared with segment pins: 8			
	N-ch open-drain I/O	4	13 V withstanding voltage			
	Total	32				
LCD controller/dri	ver		ment number selection: 16/20/24 segments (switchable to CMOS I/O ports in a batch of 4 pins, max. 8 pins) lay mode selection: Static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias), 1/3 duty (1/3 bias), 1/4 duty (1/3 bias)			
Timers		5 chai	5 channels: • 8-bit timer/event counter: 3 channels (Can be used as 16-bit timer/event counter, carrier generator, and timer with gate) • Basic interval timer/watchdog timer: 1 channel • Watch timer: 1 channel			
Serial interface		• 2-wii	3-wire serial I/O mode ··· MSB/LSB first switchable     2-wire serial I/O mode     SBI mode			
Bit sequential buff	er (BSB)	16 bits	16 bits			
Clock output (PCL	-)		Φ, 524, 262, and 65.5 kHz (main system clock: @ 4.19 MHz) Φ, 750, 375, and 93.8 kHz (main system clock: @ 6.0 MHz)			
Buzzer output (BL	JZ)		<ul> <li>2, 4, and 32 kHz (main system clock: @ 4.19 MHz or subsystem clock: @ 32.768 kHz)</li> <li>2.93, 5.86, 46.9 kHz (main system clock: @ 6.0 MHz)</li> </ul>			
Vectored interrupts			• External: 3 • Internal: 5			
Test inputs		<b>I</b>	External: 1     Internal: 1			
System clock oscillator			Ceramic/crystal oscillator for main system clock     Crystal oscillator for subsystem clock			
Standby function		STOP	/HALT mode			
Power supply voltage		V <sub>DD</sub> =	V <sub>DD</sub> = 1.8 to 5.5 V			
Package		• 64-p	64-pin plastic QFP (14 × 14)     64-pin plastic LQFP (12 × 12)     64-pin plastic LQFP (14 × 14)			

\*


# **CONTENTS**

1.	PIN CONFIGURATION (TOP VIEW)	4
2.	BLOCK DIAGRAM	6
3.	PIN FUNCTIONS	7
	3.1 Port Pins	7
	3.2 Non-Port Pins	9
	3.3 Pin I/O Circuits	11
	3.4 Recommended Connection of Unused Pins	13
4.	Mk I AND Mk II MODE SELECTION FUNCTION	14
	4.1 Differences Between Mk I Mode and Mk II Mode	14
	4.2 Setting of Stack Bank Selection (SBS) Register	15
5.	DIFFERENCES BETWEEN $\mu$ PD75P3116 AND $\mu$ PD753104, 753106, 753108	16
6.	MEMORY CONFIGURATION	17
7.	INSTRUCTION SET	19
8.	ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY	
	8.1 Operation Modes for Program Memory Write/Verify	28
	8.2 Program Memory Write Procedure	29
	8.3 Program Memory Read Procedure	30
	8.4 One-Time PROM Screening	31
9.	ELECTRICAL SPECIFICATIONS	32
10.	. CHARACTERISTIC CURVES (REFERENCE VALUES)	47
11.	PACKAGE DRAWINGS	49
12.	RECOMMENDED SOLDERING CONDITIONS	52
ΑP	PENDIX A. LIST OF $\mu$ PD75308B, 753108, AND 75P3116 FUNCTIONS	54
ΑP	PENDIX B. DEVELOPMENT TOOLS	56
ΔΡ	PENDIX C. RELATED DOCUMENTS	65

## 1. PIN CONFIGURATION (TOP VIEW)

• 64-pin plastic QFP (14  $\times$  14):  $\mu$ PD75P3116GC-AB8 • 64-pin plastic LQFP (12  $\times$  12):  $\mu$ PD75P3116GK-8A8

 $\star$  • 64-pin plastic LQFP (14 × 14):  $\mu$ PD75P3116GC-8BS



**Note** Always connect the VPP pin directly to VDD during normal operation.

**NEC**  $\mu$ PD75P3116

## **PIN IDENTIFICATIONS**

P00 to P03: Port 0 P10 to P13: Port 1 P20 to P23: Port 2 P30 to P33: Port 3 P50 to P53: Port 5 P60 to P63: Port 6 P80 to P83: Port 8 P90 to P93: Port 9

KR0 to KR3: Key return 0 to 3

SCK: Serial clock
SI: Serial input
SO: Serial output
SB0, SB1: Serial data bus 0, 1

RESET: Reset

MD0 to MD3: Mode selection 0 to 3
D0 to D7: Data bus 0 to 7

S0 to S23: Segment output 0 to 23

COM0 to COM3: Common output 0 to 3

VLC0 to VLC2: LCD power supply 0 to 2

BIAS: LCD power supply bias control

LCDCL: LCD clock

SYNC: LCD synchronization TI0 to TI2: Timer input 0 to 2

PTO0 to PTO2: Programmable timer output 0 to 2

BUZ: Buzzer clock

PCL: Programmable clock

INT0, 1, 4: External vectored interrupt 0, 1, 4


INT2: External test input 2

X1, X2: Main system clock oscillation 1, 2
XT1, XT2: Subsystem clock oscillation 1, 2
VPP: Programming power supply
VDD: Positive power supply

Vss: Ground



#### 2. BLOCK DIAGRAM





# 3. PIN FUNCTIONS

# 3.1 Port Pins (1/2)

Pin Name	I/O	Alternate Function	Function	8-Bit I/O	Status After Reset	I/O Circuit Type <sup>Note 1</sup>
P00	Input	INT4	4-bit input port (Port 0)  Connection of an internal pull-up resistor can be	_	Input	<b></b>
P01		SCK	specified by a software setting in 3-bit units.			<f>-A</f>
P02		SO/SB0				<f>-B</f>
P03		SI/SB1				<m>-C</m>
P10	Input	INT0	4-bit input port (Port 1)	_	Input	<b>-C</b>
P11		INT1	Connection of an internal pull-up resistor can be specified by a software setting in 4-bit units.			
P12		TI1/TI2/INT2	P10/INT0 can be used to select a noise eliminator.			
P13		TI0				
P20	I/O	PTO0	4-bit I/O port (Port 2)	_	Input	E-B
P21		PTO1	Connection of an internal pull-up resistor can be specified by a software setting in 4-bit units.			
P22		PCL/PTO2				
P23		BUZ				
P30	I/O	LCDCL/MD0	Programmable 4-bit I/O port (Port 3)	_	Input	E-B
P31		SYNC/MD1	Input and output can be specified in 1-bit units.  Connection of an internal pull-up resistor can be			
P32		MD2	specified by a software setting in 4-bit units.			
P33		MD3				
P50Note 2	I/O	D4	N-ch open-drain 4-bit I/O port (Port 5)	_	High	M-E
P51 Note 2		D5	When set to open-drain, the withstanding voltage is 13 V.		impedance	
P52Note 2		D6				
P53Note 2		D7				

**Notes 1.** Circuit types enclosed in angle brackets indicate Schmitt-triggered input.

2. The low-level input leakage current increases when input instructions or bit manipulation instructions are executed.

\*

\*



# 3.1 Port Pins (2/2)

Pin Name	I/O	Alternate Function	Function	8-Bit I/O	Status After Reset	I/O Circuit Type <sup>Note 1</sup>
P60	I/O	KR0/D0	Programmable 4-bit I/O port (Port 6)	_	Input	<f>-A</f>
P61		KR1/D1	Input and output can be specified in 1-bit units.  Connection of an internal pull-up resistor can be			
P62		KR2/D2	specified by a software setting in 4-bit units.			
P63		KR3/D3				
P80	I/O	S23	4-bit I/O port (Port 8)	V	Input	Н
P81		S22	Connection of an internal pull-up resistor can be specified by a software setting in 4-bit units <sup>Note 2</sup> .			
P82		S21				
P83		S20				
P90	I/O	S19	Programmable 4-bit I/O port (Port 9)		Input	Н
P91		S18	Connection of an internal pull-up resistor can be specified by a software setting in 4-bit units <sup>Note 2</sup> .			
P92		S17				
P93		S16				

Notes 1. Circuit types enclosed in angle brackets indicate Schmitt-triggered input.

<sup>2.</sup> Do not connect an internal pull-up resistor by software when these pins are used as segment signal outputs.



# 3.2 Non-Port Pins (1/2)

Ti1	/O Circuit Type <sup>Note 1</sup>	Status After Reset		Function	Alternate Function	I/O	Pin Name
Ti2	<b>-C</b>	Input	ent counter	External event pulse input to timer/event counter		Input	TI0
PTO0 Output P20 Timer/event counter output Input P21 PTO1 P21 PTO2 P22/PCL PCL P22/PTO2 Clock output P23 Frequency output (for buzzer or system clock trimming)  SCK I/O P01 Serial clock I/O SO/SB0 P02 Serial data output Serial data bus I/O SI/SB1 P03 Serial data bus I/O SI/SB1 P00 Edge detection vectored interrupt input (valid for detecting both rising and falling edges)  INT4 Input P10 Edge detection vectored interrupt input (valid for detecting both rising and falling edges)  INT0 Input P10 Edge detection vectored interrupt input (valid for detecting both rising and falling edges)  INT1 Input P12/T11/T12 Rising edge detection testable input Asynchronous is selectable INTO/P10 can be used to select a noise eliminator.  INT1 Input P12/T11/T12 Rising edge detection testable input Asynchronous  X1 Input — Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.  XT1 Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.  XT1 Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X1. X1 can be used as a 1-bit (test) input.  RESET Input — System reset input (Iow-level active) —  MD0 to MD3 Input P30 to P33 Mode selection for program memory (PROM) write/verify Input					P12/INT2/TI2		TI1
PTO1 PTO2 PCL PCL P22/PTO2 Clock output P23 Frequency output (for buzzer or system clock trimming)  SCK I/O P01 Serial clock I/O P02 Serial data output Serial data bus I/O SI/SB1 P03 Serial data bus I/O Serial data bus I/O Serial data bus I/O INT4 Input P00 Edge detection vectored interrupt input (valid for detecting both rising and falling edges) INT0 INT0 Input P10 Edge detection vectored interrupt input (valid for detecting both rising and falling edges) INT0/P10 can be used to select a noise eliminator/ asynchronous is selectable INT0/P10 can be used to select a noise eliminator. RR0 to KR3 I/O P60 to P63 Parallel falling edge detection testable input Asynchronous X1 Input — Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2. XT1 Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2. XT1 Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X1. XT2 — If using an external clock, input the signal to X1 and input the inverted signal to X1. XT1 Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X1. XT1 Input  XT2 — System reset input (low-level active) — MD0 to MD3 Input P30 to P33 Mode selection for program memory (PROM) write/verify Input  As and input input (low-level active) — MD0 to MD3 I/O P60/KR0 to P63/KR3 Data bus for program memory (PROM) write/verify Input					P12/INT2/TI1		TI2
PTO2 PCL PCL PCL PCL P22/PTO2 Clock output P23 Frequency output (for buzzer or system clock trimming) Frequency output (f	E-B	Input		Timer/event counter output	P20	Output	PTO0
PCL   P22/PTO2   Clock output					P21		PTO1
BUZ   P23   Frequency output (for buzzer or system clock trimming)					P22/PCL		PTO2
SCK   I/O   P01   Serial clock I/O   P02   Serial data output   Serial data bus I/O   P03   Serial data bus I/O   P03   Serial data bus I/O   P03   Serial data bus I/O   P04   Serial data bus I/O   P05   Serial data bus I/O   P07   Serial data bus I/O   P08   Serial data bus I/O   P08   Serial data bus I/O   P09   Edge detection vectored interrupt input (valid for detecting both rising and falling edges)   INTO   Input   P10   Edge detection vectored interrupt input (detection edge is selectable)   INTO/P10 can be used to select a noise eliminator.   Input   Asynchronous is selectable   INTO/P10 can be used to select a noise eliminator.   Asynchronous   Asynchronous   Input   Asynchronous   Input   X1   Input   P12/TI1/T12   Rising edge detection testable input   Asynchronous   Input   X1   Input   P60 to P63   Parallel falling edge detection testable input   Input   X2   P   Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.   XT1   Input   P   Crystal resonator connection for subsystem clock oscillation.   If using an external clock, input the signal to X1 and input the inverted signal to X2.   XT2   P   Crystal resonator connection for subsystem clock oscillation.   If using an external clock, input the signal to X1 and input the inverted signal to X1.   XT1 and input the inverted signal to X1.   XT2   P   System reset input (low-level active)   P   P30 to P33   Mode selection for program memory (PROM) write/verify   Input   P   P30 to P33   P30 to P33   P30 to P34   P30 to P35   P30 to P36				Clock output	P22/PTO2		PCL
SO/SB0  P02  Serial data output Serial data bus I/O  SI/SB1  P03  Serial data input Serial data bus I/O  INT4  Input P00  Edge detection vectored interrupt input (valid for detecting both rising and falling edges)  INT0  Input P10  Edge detection vectored interrupt input (valid for detecting both rising and falling edges)  INT0/P10 can be used to select a noise eliminator.  With noise eliminator/ asynchronous is selectable) INT0/P10 can be used to select a noise eliminator.  Asynchronous  INT2  Input P12/TI1/TI2  Rising edge detection testable input Asynchronous  KR0 to KR3  I/O P60 to P63  Parallel falling edge detection testable input  Input  Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.  XT1  Input  — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to XT1 and input the inverted signal to XT2. XT1 can be used as a 1-bit (test) input.  RESET  Input — System reset input (low-level active)  — MD0 to MD3  I/O P60/KR0 to P63/KR3  Data bus for program memory (PROM) write/verify  Input			em clock trimming)	Frequency output (for buzzer or syste	P23		BUZ
Serial data bus I/O  SI/SB1  P03  Serial data input Serial data bus I/O  INT4  Input P00  Edge detection vectored interrupt input (valid for detecting both rising and falling edges)  INT0  INT0  Input P10  Edge detection vectored interrupt input (detection edge is selectable) INT0/P10 can be used to select a noise eliminator.  INT1  Input P12/TI1/TI2  Rising edge detection testable input Asynchronous  KR0 to KR3  I/O P60 to P63  Parallel falling edge detection testable input  X1  Input — Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.  XT1  Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to XT2. XT1 can be used as a 1-bit (test) input.  RESET  Input — System reset input (low-level active)  MD0 to MD3  Input P30 to P33  Mode selection for program memory (PROM) write/verify Input  Input	<f>-A</f>	Input		Serial clock I/O	P01	I/O	SCK
Serial data bus I/O	<f>-B</f>			·	P02		SO/SB0
INTO   Input   P10   Edge detection vectored interrupt input (detection edge is selectable)   INTO/P10 can be used to select a noise eliminator.   Asynchronous is selectable   Asynchronous   INT2   Input   P12/TI1/TI2   Rising edge detection testable input   Asynchronous   Input   X1   Input   —   Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.   XT1   Input   —   Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.   XT2   —   Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X71 and input the inverted signal to X72.   XT1 can be used as a 1-bit (test) input.   RESET   Input   —   System reset input (low-level active)   —     MD0 to MD3   Input   P30 to P33   Mode selection for program memory (PROM) write/verify   Input   —     Input   —     Input	<m>-C</m>			•	P03		SI/SB1
input (detection edge is selectable)   asynchronous is selectable   INT0/P10 can be used to select a noise eliminator.	<b></b>				P00	Input	INT4
INT2 Input P12/TI1/TI2 Rising edge detection testable input Asynchronous  KR0 to KR3 I/O P60 to P63 Parallel falling edge detection testable input Input  X1 Input — Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.  XT1 Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.  XT2 — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to XT1 and input the inverted signal to XT2. XT1 can be used as a 1-bit (test) input.  RESET Input — System reset input (low-level active) —   MD0 to MD3 Input P30 to P33 Mode selection for program memory (PROM) write/verify Input  D0 to D3 I/O P60/KR0 to P63/KR3 Data bus for program memory (PROM) write/verify Input	<b>-C</b>	Input	input (detection edge is selectable) asynchronous is		P10	Input	INT0
KR0 to KR3 I/O P60 to P63 Parallel falling edge detection testable input Input  X1 Input — Ceramic/crystal resonator connection for main system clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.  XT1 Input — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X7.  XT2 — Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to XT1 and input the inverted signal to XT2. XT1 can be used as a 1-bit (test) input.  RESET Input — System reset input (low-level active) —   MD0 to MD3 Input P30 to P33 Mode selection for program memory (PROM) write/verify Input  D0 to D3 I/O P60/KR0 to P63/KR3 Data bus for program memory (PROM) write/verify Input			Asynchronous	noise eliminator.	P11	1	INT1
X1			Asynchronous	Rising edge detection testable input	P12/TI1/TI2	Input	INT2
Clock oscillation. If using an external clock, input the signal to X1 and input the inverted signal to X2.	<f>-A</f>	Input	e input	Parallel falling edge detection testable	P60 to P63	I/O	KR0 to KR3
X2     —     to X1 and input the inverted signal to X2.       XT1     Input     —     Crystal resonator connection for subsystem clock oscillation. If using an external clock, input the signal to XT1 and input the inverted signal to XT2. XT1 can be used as a 1-bit (test) input.       RESET     Input     —     System reset input (low-level active)     —       MD0 to MD3     Input     P30 to P33     Mode selection for program memory (PROM) write/verify     Input       D0 to D3     I/O     P60/KR0 to P63/KR3     Data bus for program memory (PROM) write/verify     Input	_	_	•	•	_	Input	X1
If using an external clock, input the signal to XT1 and input the inverted signal to XT2. XT1 can be used as a 1-bit (test) input.  RESET Input — System reset input (low-level active) —  MD0 to MD3 Input P30 to P33 Mode selection for program memory (PROM) write/verify Input  D0 to D3 I/O P60/KR0 to P63/KR3 Data bus for program memory (PROM) write/verify Input				•		_	X2
XT2     —     the inverted signal to XT2. XT1 can be used as a 1-bit (test) input.       RESET     Input     —     System reset input (low-level active)     —       MD0 to MD3     Input     P30 to P33     Mode selection for program memory (PROM) write/verify     Input       D0 to D3     I/O     P60/KR0 to P63/KR3     Data bus for program memory (PROM) write/verify     Input	_	_	,	•		Input	XT1
MD0 to MD3 Input P30 to P33 Mode selection for program memory (PROM) write/verify Input  D0 to D3 I/O P60/KR0 to P63/KR3 Data bus for program memory (PROM) write/verify Input			the inverted signal to XT2. XT1 can be used as a 1-bit (test)			_	XT2
D0 to D3 I/O P60/KR0 to P63/KR3 Data bus for program memory (PROM) write/verify Input	<b></b>	_		System reset input (low-level active)	_	Input	RESET
	E-B	Input			P30 to P33	Input	MD0 to MD3
D4 to D7 P50 to P53	<f>-A</f>	Input	Data bus for program memory (PROM) write/verify		P60/KR0 to P63/KR3	I/O	D0 to D3
	M-E				P50 to P53	]	D4 to D7
VPPNote 2 — Programmable power supply voltage applied for program — memory (PROM) write/verify.  During normal operation, connect directly to VDD.  Apply +12.5 V for PROM write/verify.	_	_	memory (PROM) write/verify.  During normal operation, connect directly to VDD.		_	_	VppNote 2
VDD — Positive power supply —	_	_		Positive power supply	_		VDD
Vss — Ground potential —		_		Ground potential	_		Vss

Notes 1. Circuit types enclosed in angle brackets indicate Schmitt-triggered input.

2. The VPP pin does not operate correctly when it is not connected to the VDD pin during normal operation.



# 3.2 Non-Port Pins (2/2)

Pin Name	I/O	Alternate Function	Function	Status After Reset	I/O Circuit Type
S0 to S15	Output	_	Segment signal output	Note 1	G-A
S16 to S19	Output	P93 to P90	Segment signal output	Input	Н
S20 to S23	Output	P83 to P80	Segment signal output	Input	Н
COM0 to COM3	Output	_	Common signal output	Note 1	G-B
VLC0 to VLC2	_	_	Power supply for driving LCD	_	_
BIAS	Output	_	Output for external split resistor cut	Note 2	_
LCDCLNote 3	Output	P30/MD0	Clock output for driving external expansion driver		E-B
SYNCNote 3	Output	P31/MD1	Clock output for synchronization of external expansion driver Input		E-B

**Notes 1.**  $V_{LCX}$  (X = 0, 1, 2) is selected as the input source for the display outputs as shown below.

S0 to S23: VLC1, COM0 to COM2: VLC2, COM3: VLC0

**2.** When the split resistor is incorporated: Low level When the split resistor is not incorporated: High impedance


3. These pins are provided for future system expansion. Currently, only P30 and P31 are used.

Data Sheet U11369EJ3V0DS



## 3.3 Pin I/O Circuits


The I/O circuits for the  $\mu$ PD75P3116's pins are shown in abbreviated form below.



(Continued)



(Continued)



# 3.4 Recommended Connection of Unused Pins

# Table 3-1. List of Unused Pin Connections

Pin	Recommended Connection
P00/INT4	Connect to Vss or VDD.
P01/SCK	Input: Independently connect to Vss or VDD via a resistor.
P02/SO/SB0	Output: Leave open.
P03/SI/SB1	Connect to Vss.
P10/INT0 and P11/INT1	Connect to Vss or VDD.
P12/TI1/TI2/INT2	
P13/TI0	
P20/PTO0	Input: Independently connect to Vss or VDD via a resistor.
P21/PTO1	Output: Leave open.
P22/PTO2/PCL	
P23/BUZ	
P30/LCDCL/MD0	
P31/SYNC/MD1	
P32/MD2	
P33/MD3	
P50/D4 to P53/D7	Input: Connect to Vss. Output: Connect to Vss.
P60/KR0/D0 to P63/KR3/D3	Input: Independently connect to Vss or VDD via a resistor. Output: Leave open.
S0 to S15	Leave open.
COM0 to COM3	
S16/P93 to S19/P90	Input: Independently connect to Vss or VDD via a resistor.
S20/P83 to S23/P80	Output: Leave open.
VLC0 to VLC2	Connect to Vss.
BIAS	Connect to Vss only when none of VLco, VLc1 or VLc2 is used. In other cases, leave open.
XT1 <sup>Note</sup>	Connect to Vss.
XT2 <sup>Note</sup>	Leave open.
V <sub>PP</sub>	Always connect to V <sub>DD</sub> directly.

**Note** When the subsystem clock is not used, select SOS.0 = 1 (on-chip feedback resistor not used).

Data Sheet U11369EJ3V0DS



#### 4. Mk I AND Mk II MODE SELECTION FUNCTION

Setting the stack bank selection (SBS) register for the  $\mu$ PD75P3116 enables the program memory to be switched between the Mk I mode and Mk II mode. This function is applicable when using the  $\mu$ PD75P3116 to evaluate the  $\mu$ PD753104, 753106, or 753108.

When bit 3 of SBS is set to 1: Sets the Mk I mode (supports the Mk I mode for the  $\mu$ PD753104, 753106, and 753108) When bit 3 of SBS is set to 0: Sets the Mk II mode (supports the Mk II mode for the  $\mu$ PD753104, 753106, and 753108)

#### 4.1 Differences Between Mk I Mode and Mk II Mode

Table 4-1 lists the differences between the Mk I mode and the Mk II mode for the  $\mu$ PD75P3116.

Table 4-1. Differences Between Mk I Mode and Mk II Mode

	Item	Mk I Mode Mk II Mode				
Program counter		PC13-0				
Program memory (bytes)		16384	16384			
Data memory (bits)		512 × 4				
Stack Stack bank		Selectable via memory banks 0 and 1				
	No. of stack bytes	2 bytes	3 bytes			
Instruction	BRA !addr1 instruction	Not available	Available			
CALLA !addr1 instruction						
Instruction CALL !addr instruction		3 machine cycles	4 machine cycles			
execution time CALLF !faddr instruction		2 machine cycles	3 machine cycles			
Supported mask ROM products		When set to Mk I mode:       When set to Mk II mode:         μPD753104, 753106, and 753108       μPD753104, 753106, and 7531				

Caution The Mk II mode supports a program area exceeding 16 KB for the 75X and 75XL Series. Therefore, this mode is effective for enhancing software compatibility with products that have a program area of more than 16 KB.

With regard to the number of stack bytes during execution of subroutine call instructions, the usable area increases by 1 byte per stack compared to the Mk I mode when the Mk II mode is selected. However, when the CALL !addr and CALLF !faddr instructions are used, the machine cycle becomes longer by 1 machine cycle. Therefore, if more emphasis is placed on RAM use efficiency and processing performance than on software compatibility, the Mk I mode should be used.




## 4.2 Setting of Stack Bank Selection (SBS) Register

Use the stack bank selection register to switch between the Mk I mode and Mk II mode. Figure 4-1 shows the format of the stack bank selection register.

The stack bank selection register is set using a 4-bit memory manipulation instruction. When using the Mk I mode, be sure to initialize the stack bank selection register to  $100 \times B^{\text{Note}}$  at the beginning of the program. When using the Mk II mode, be sure to initialize it to  $000 \times B^{\text{Note}}$ .

**Note** Set the desired value for  $\times$ .

Figure 4-1. Format of Stack Bank Selection Register



Caution SBS3 is set to 1 after RESET input, and consequently the CPU operates in the Mk I mode. When using instructions for the Mk II mode, set SBS3 to 0 and set the Mk II mode before using the instructions.

Data Sheet U11369EJ3V0DS



## 5. DIFFERENCES BETWEEN $\mu$ PD75P3116 AND $\mu$ PD753104, 753106, 753108

The  $\mu$ PD75P3116 replaces the internal mask ROM in the  $\mu$ PD753104, 753106, and 753108 with a one-time PROM and features expanded ROM capacity. The  $\mu$ PD75P3116's Mk I mode supports the Mk I mode in the  $\mu$ PD753104, 753106, and 753108 and the  $\mu$ PD75P3116's Mk II mode supports the Mk II mode in the  $\mu$ PD753104, 753106, and 753108.

Table 5-1 lists differences between the  $\mu$ PD75P3116 and the  $\mu$ PD753104, 753106, and 753108. Be sure to check the differences between these products before using them with PROMs for debugging or prototype testing of application systems or, later, when using them with a mask ROM for full-scale production.

For details of the CPU functions and internal hardware, refer to the User's Manual.

Table 5-1. Differences Between  $\mu$ PD75P3116 and  $\mu$ PD753104, 753106, and 753108

	Item	μPD753104	μPD753106	μPD753108	μPD75P3116		
Program counter		12 bits	13 bits		14 bits		
Program memory (bytes)		Mask ROM 4096	Mask ROM 6144	Mask ROM 8192	One-time PROM 16384		
Data memory (× 4	bits)	512					
Mask options	Pull-up resistor for Port 5	Available (On chip/not on chip	can be specified.)		Not available (Not on chip)		
	Split resistor for LCD driving power supply						
	Wait time after RESET Feedback resistor of subsystem clock		Available (Selectable between 2 <sup>17</sup> /fx and 2 <sup>15</sup> /fx) <sup>Note</sup>				
			Available (Use/not use can be selected.)				
Pin configuration	Pins 5 to 8	P30 to P33			P30/MD0 to P33/MD3		
	Pins 10 to 13	P50 to P53			P50 to P53 P50/		P50/D4 to P53/D7
	Pins 14 to 17	P60/KR0 to P63/KR3			P60/KR0 to P63/KR3 P60/K		P60/KR0/D0 to P63/KR3/D3
Pin 21		IC			VPP		
Other		Noise resistance and noise radiation may differ due to the different circuit sizes and mask layouts.					


**Note**  $2^{17}$ /fx: 21.8 ms at 6.0 MHz operation, 31.3 ms at 4.19 MHz operation  $2^{15}$ /fx: 5.46 ms at 6.0 MHz operation, 7.81 ms at 4.19 MHz operation

Caution There are differences in the amount of noise tolerance and noise radiation between flash memory versions and mask ROM versions. When considering changing from a flash memory version to a mask ROM version during the process from experimental manufacturing to mass production, make sure to sufficiently evaluate commercial samples (CS) (not engineering samples (ES)) of the mask ROM versions.



#### 6. MEMORY CONFIGURATION

Figure 6-1. Program Memory Map




**Note** Can only be used in the Mk II mode.

**Remark** For instructions other than those noted above, the BR PCDE and BR PCXA instructions can be used to branch to addresses with changes in the PC's lower 8 bits only.



Figure 6-2. Data Memory Map



**Note** Memory bank 0 or 1 can be selected as the stack area.



## 7. INSTRUCTION SET

## (1) Representation and coding formats for operands

In the instruction's operand area, use the following coding format to describe operands corresponding to the instruction's operand representations (for further details, refer to the **RA75X Assembler Package Language User's Manual (U12385E)**). When there are several codes, select and use just one. Codes that consist of uppercase letters and + or – symbols are keywords that should be entered as they are.

For immediate data, enter an appropriate numerical value or label.

Enter register flag symbols as label descriptors instead of mem, fmem, pmem, bit, etc. (for further details, refer to the **User's Manual**). The number of labels that can be entered for fmem and pmem are restricted.

Representation	Coding Format
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL-, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label <sup>Note</sup>
bit	2-bit immediate data or label
fmem	FB0H to FBFH, FF0H to FFFH immediate data or label
pmem	FC0H to FFFH immediate data or label
addr	0000H to 3FFFH immediate data or label
addr1	0000H to 3FFFH immediate data or label (Mk II mode only)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H to 7FH immediate data (however, bit 0 = 0) or label
PORTn	Port 0 to Port 3, Port 5, Port 6, Port 8, Port 9
IExxx	IEBT, IECSI, IET0 to IET2, IE0 to IE2, IE4, IEW
RBn	RB0 to RB3
MBn	MB0, MB1, MB15

**Note** When processing 8-bit data, only even-numbered addresses can be specified.

#### (2) Operation conventions

A: A register; 4-bit accumulator

B: B register
C: C register
D: D register
E: E register
H: H register
L: L register
X: X register

XA: Register pair (XA); 8-bit accumulator

BC: Register pair (BC)
DE: Register pair (DE)
HL: Register pair (HL)

XA': Expansion register pair (XA')BC': Expansion register pair (BC')DE': Expansion register pair (DE')HL': Expansion register pair (HL')

PC: Program counter SP: Stack pointer

CY: Carry flag; bit accumulator
PSW: Program status word
MBE: Memory bank enable flag
RBE: Register bank enable flag
PORTn: Port n (n = 0 to 3, 5, 6, 8, 9)
IME: Interrupt master enable flag
IPS: Interrupt priority selection register

IExx: Interrupt enable flag

RBS: Register bank selection register
MBS: Memory bank selection register
PCC: Processor clock control register
: Delimiter for address and bit
(xx): Data addressed with xx

xxH: Hexadecimal data



#### (3) Description of symbols used in addressing area

	MB = MBE • MBS	1	
*1	MBS = 0, 1, 15		
*2	MB = 0		
	MBE = 0: MB = 0 (000H to 07FH)		
*3	MB = 15 (F80H to FFFH)	Data memory addressing	
3	MBE = 1: MB = MBS		
	MBS = 0, 1, 15		
*4	MB = 15, fmem = FB0H to FBFH, FF0H to FFFH		
*5	MB = 15, pmem = FC0H to FFFH		
*6	addr = 0000H to 3FFFH		
*7	addr, addr1 = (Current PC) - 15 to (Current PC) - 1		
	(Current PC) + 2 to (Current PC) + 16		
	caddr = 0000H to 0FFFH (PC13, $12 = 00B$ ) or		
*8	1000H to 1FFFH (PC13, 12 = 01B) or	Program memory	
°	2000H to 2FFFH (PC13, 12 = 10B) or	addressing	
	3000H to 3FFFH (PC13, 12 = 11B)		
*9	faddr = 0000H to 07FFH		
*10	taddr = 0020H to 007FH		
*11	addr1 = 0000H to 3FFFH (Mk II mode only)		

Remarks 1. MB indicates access-enabled memory banks.

- 2. In area \*2, MB = 0 for both MBE and MBS.
- 3. In areas \*4 and \*5, MB = 15 for both MBE and MBS.
- 4. Areas \*6 to \*11 indicate corresponding address-enabled areas.

# (4) Description of machine cycles

S indicates the number of machine cycles required for skipping skip-specified instructions. The value of S varies as shown below.

- Skipped instruction is 1-byte or 2-byte instruction .... S = 1

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, and CALLA !addr1

# Caution The GETI instruction is skipped for one machine cycle.

One machine cycle equals one cycle (= tcy) of the CPU clock  $\Phi$ . Use the PCC setting to select from among four cycle times.

Data Sheet U11369EJ3V0DS



Instruction Group	Mnemonic	Operand	No. of Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Transfer	MOV	A, #n4	1	1	A ← n4		String-effect A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		String-effect A
		HL, #n8	2	2	HL ← n8		String-effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftarrow (HL)$ , then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \leftarrow (HL)$ , then $L \leftarrow L-1$	*1	L = FH
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	XA ← (HL)	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	(HL) ← XA	*1	
		A, mem	2	2	A ← (mem)	*3	
		XA, mem	2	2	XA ← (mem)	*3	
		mem, A	2	2	(mem) ← A	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	A ← reg		
		XA, rp'	2	2	XA ← rp'		
		reg1, A	2	2	reg1 ← A		
		rp'1, XA	2	2	rp'1 ← XA		
	XCH	A, @HL	1	1	$A \longleftrightarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \longleftrightarrow (HL)$ , then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \longleftrightarrow (HL)$ , then $L \leftarrow L-1$	*1	L = FH
		A, @rpa1	1	1	$A \longleftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \longleftrightarrow (HL)$	*1	
		A, mem	2	2	$A \longleftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \longleftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \longleftrightarrow reg1$		
		XA, rp'	2	2	$XA \longleftrightarrow rp'$		
Table	MOVT	XA, @PCDE	1	3	XA ← (PC13-8+DE)ROM		
reference		XA, @PCXA	1	3	XA ← (PC13-8+XA)ROM		
		XA, @BCDE <sup>Note</sup>	1	3	XA ← (BCDE)ROM	*6	
		XA, @BCXA <sup>Note</sup>	1	3	XA ← (BCXA)ROM	*6	

Note Only the lower 3 bits in the B register are valid.



Instruction Group	Mnemonic	Operand	No. of Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Bit transfer	MOV1	CY, fmem.bit	2	2	, ,		
		CY, pmem.@L	2	2	$CY \leftarrow (pmem7-2+L3-2.bit(L1-0))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H+mem3-0.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) ← CY	*4	
		pmem.@L, CY	2	2	$(pmem7-2+L3-2.bit(L1-0)) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	(H+mem₃-o.bit) ← CY	*1	
Arithmetic	ADDS	A, #n4	1	1+S	A ← A+n4		carry
		XA, #n8	2	2+S	$XA \leftarrow XA+n8$		carry
		A, @HL	1	1+S	$A \leftarrow A+(HL)$	*1	carry
		XA, rp'	2	2+S	$XA \leftarrow XA + rp'$		carry
		rp'1, XA	2	2+S	rp'1 ← rp'1+XA		carry
	ADDC	A, @HL	1	1	$A,CY\leftarrowA+(HL){+}CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA+rp'+CY$		
		rp'1, XA	2	2	rp'1, CY ← rp'1+XA+CY		
	SUBS	A, @HL	1	1+S	A ← A−(HL)	*1	borrow
		XA, rp'	2	2+S	XA ← XA–rp'		borrow
		rp'1, XA	2	2+S	rp'1 ← rp'1–XA		borrow
	SUBC	A, @HL	1	1	A, CY ← A–(HL)–CY	*1	
		XA, rp'	2	2	XA, CY ← XA–rp'–CY		
		rp'1, XA	2	2	rp'1, CY ← rp'1–XA–CY		
	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∧ XA		
	OR	A, #n4	2	2	A ← A v n4		
		A, @HL	1	1	A ← A v (HL)	*1	
		XA, rp'	2	2	XA ← XA v rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 v XA		
	XOR	A, #n4	2	2	A ← A ₩ n4		
		A, @HL	1	1	A ← A ♥ (HL)	*1	
		XA, rp'	2	2	XA ← XA ₩ rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 ¥ XA		
Accumulator	RORC	Α	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
nanipulation	NOT	Α	2	2	$A \leftarrow \overline{A}$		
ncrement/	INCS	reg	1	1+S	reg ← reg+1		reg = 0
decrement		rp1	1	1+S	rp1 ← rp1+1		rp1 = 00H
		@HL	2	2+S	(HL) ← (HL)+1	*1	(HL) = 0
		mem	2	2+S	(mem) ← (mem)+1	*3	(mem) = 0
	DECS	reg	1	1+S	reg ← reg-1		reg = FH
		rp'	2	2+S	rp' ← rp'–1		rp' = FFH



Instruction Group	Mnemonic	Operand	No. of Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Comparison	SKE	reg, #n4	2	2+S	Skip if reg=n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL)=n4	*1	(HL) = n4
		A, @HL	1	1+S	Skip if A=(HL)	*1	A = (HL)
		XA, @HL	2	2+S	Skip if XA=(HL)	*1	XA = (HL)
		A, reg	2	2+S	Skip if A=reg		A = reg
		XA, rp'	2	2+S	Skip if XA=rp'		XA = rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipulation	CLR1	CY	1	1	CY ← 0		
	SKT	CY	1	1+S	Skip if CY=1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory bit	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipulation		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	(pmem7-2+L3-2.bit(L1-0)) ← 1	*5	
		@H+mem.bit	2	2	(H+mem₃-o.bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	$(fmem.bit) \leftarrow 0$	*4	
		pmem.@L	2	2	(pmem7-2+L3-2.bit(L1-0)) ← 0	*5	
		@H+mem.bit	2	2	(H+mem3-0.bit) ← 0	*1	
	SKT	mem.bit	2	2+S	Skip if(mem.bit)=1	*3	(mem.bit) = 1
		fmem.bit	2	2+S	Skip if(fmem.bit)=1	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if(pmem7-2+L3-2.bit(L1-0))=1	*5	(pmem.@L) =
		@H+mem.bit	2	2+S	Skip if(H+mem3-0.bit)=1	*1	(@H+mem.bit) =
	SKF	mem.bit	2	2+S	Skip if(mem.bit)=0	*3	(mem.bit) = 0
		fmem.bit	2	2+S	Skip if(fmem.bit)=0	*4	(fmem.bit) = 0
		pmem.@L	2	2+S	Skip if(pmem7-2+L3-2.bit(L1-0))=0	*5	(pmem.@L) =
		@H+mem.bit	2	2+S	Skip if(H+mem3-0.bit)=0	*1	(@H+mem.bit) =
	SKTCLR	fmem.bit	2	2+S	Skip if(fmem.bit)=1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if(pmem7-2+L3-2.bit(L1-0))=1 and clear	*5	(pmem.@L) =
		@H+mem.bit	2	2+S	Skip if(H+mem3-0.bit)=1 and clear	*1	(@H+mem.bit) =
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem7-2+L3-2.bit(L1-0))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∧ (H+mem3-0.bit)	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \text{ v (fmem.bit)}$	*4	
		CY, pmem.@L	2	2	CY ← CY v (pmem7-2+L3-2.bit(L1-0))	*5	
		CY, @H+mem.bit	2	2	CY ← CY v (H+mem3-0.bit)	*1	
	XOR1	CY, fmem.bit	2	2	CY ← CY ∀ (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY ← CY ♥ (pmem7-2+L3-2.bit(L1-0))	*5	
		CY, @H+mem.bit	2	2	CY ← CY ♥ (H+mem3-0.bit)	*1	

Instruction Group	Mnemonic	Operand	No. of Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Branch	BR <sup>Note 1</sup>	addr	_	_	PC13-0 ← addr  Use the assembler to select the most appropriate instruction among the following.  • BR !addr  • BRCB !caddr  • BR \$addr	*6	
		addr1	_	Π	PC13-0 ← addr1  / Use the assembler to select the most appropriate instruction among the following.  • BRA !addr1  • BR !addr  • BRCB !caddr  • BR \$addr1	*11	
		!addr	3	3	PC13-0 ← addr	*6	
		\$addr	1	2	PC13-0 ← addr	*7	
		\$addr1	1	2	PC13-0 ← addr1		
		PCDE	2	3	PC13-0 ← PC13-8+DE		
		PCXA	2	3	PC13-0 ← PC13-8+XA		
		BCDE	2	3	PC13-0 ← BCDE <sup>Note 2</sup>	*6	
		BCXA	2	3	PC13-0 ← BCXA <sup>Note 2</sup>	*6	
	BRANote 1	!addr1	3	3	PC13-0 ← addr1	*11	
	BRCB	!caddr	2	2	PC13-0 ← PC13, 12+caddr11-0	*8	

**Notes 1.** The sections in double boxes are only supported in the Mk II mode. The other sections are only supported in the MK I mode.

2. Only the lower two bits in the B register are valid.



Instruction Group	Mnemonic	Operand	No. of Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Subroutine	CALLANote	!addr1	3	3	(SP-6)(SP-3)(SP-4) ← PC11-0	*11	
stack control					(SP–5) ← 0, 0, PC13, 12		
					$(SP-2) \leftarrow X, X, MBE, RBE$		
					$PC_{13\text{-}0} \leftarrow addr1, SP \leftarrow SP-6$		
	CALLNote	!addr	3	3	(SP-4)(SP-1)(SP-2) ← PC11-0	*6	
					$(SP-3) \leftarrow MBE, RBE, PC13, 12$		
					PC13-0 $\leftarrow$ addr, SP $\leftarrow$ SP-4		
				4	(SP-6)(SP-3)(SP-4) ← PC11-0		
					(SP–5) ← 0, 0, PC13, 12		
					$(SP2) \leftarrow X,X,MBE,RBE$		
					PC13-0 $\leftarrow$ addr, SP $\leftarrow$ SP-6		
	CALLF <sup>Note</sup>	!faddr	2	2	(SP-4)(SP-1)(SP-2) ← PC <sub>11-0</sub>	*9	
					$(SP-3) \leftarrow MBE, RBE, PC13, 12$		
					PC13-0 $\leftarrow$ 000+faddr, SP $\leftarrow$ SP-4		
				3	(SP-6)(SP-3)(SP-4) ← PC11-0	1	
					(SP–5) ← 0, 0, PC13, 12		
					$(SP-2) \leftarrow X, X, MBE, RBE$		
					PC13-0 ← 000+faddr, SP ← SP–6		
	RETNote		1	3	MBE, RBE, PC13, 12 ← (SP+1)		
					PC11-0 ← (SP)(SP+3)(SP+2)		
					SP ← SP+4		
					X, X, MBE, RBE ← (SP+4)		
					PC11-0 ← (SP)(SP+3)(SP+2)		
					0, 0, PC13, 12 ← (SP+1)		
					SP ← SP+6		
	RETSNote		1	3+S	MBE, RBE, PC13, 12 ← (SP+1)	1	Unconditional
					PC11-0 ← (SP)(SP+3)(SP+2)		
					SP ← SP+4		
					then skip unconditionally		
					$X, X, MBE, RBE \leftarrow (SP+4)$	<u> </u>	
					PC11-0 ← (SP)(SP+3)(SP+2)		
					0, 0, PC13, 12 ← (SP+1)		
					SP ← SP+6		
					then skip unconditionally		
	RETI <sup>Note</sup>		1	3	MBE, RBE, PC13, 12 ← (SP+1)	J	
					$PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$		
					PSW ← (SP+4)(SP+5)		
					SP ← SP+6		
					0, 0, PC13, 12 ← (SP+1)	ī	
					$PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$		
					PSW ← (SP+4)(SP+5), SP ← SP+6		

Note The sections in double boxes are only supported in the Mk II mode. The other sections are only supported in the Mk I mode.



Instruction Group	Mnemonic	Operand	No. of Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Subroutine	PUSH	rp	1	1	$(SP1)(SP2) \leftarrow rp,SP \leftarrow SP2$		
stack control		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS,$ $SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP+1)(SP), SP \leftarrow SP+2$		
		BS	2	2	$MBS \leftarrow (SP+1),RBS \leftarrow (SP),SP \leftarrow SP+2$		
Interrupt	EI		2	2	IME(IPS.3) ← 1		
control		IE×××	2	2	IE××× ← 1		
	DI		2	2	$IME(IPS.3) \leftarrow 0$		
		IE×××	2	2	$IE \times \times \leftarrow 0$		
I/O	INNote 1	A, PORTn	2	2	A ← PORTn (n=0 to 3, 5, 6, 8, 9)		
		XA, PORTn	2	2	XA ← PORTn+1, PORTn (n=8)		
	OUTNote 1	PORTn, A	2	2	PORTn ← A (n=2 to 3, 5, 6, 8, 9)		
		PORTn, XA	2	2	PORTn+1, PORTn ← XA (n=8)		
CPU control	HALT		2	2	Set HALT Mode(PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode(PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	RBS ← n (n=0 to 3)		
		MBn	2	2	MBS ← n (n=0, 1, 15)		
	GETI <sup>Notes 2, 3</sup>	taddr	1	3	When using TBR instruction	*10	
					PC13-0 ← (taddr)5-0+(taddr+1)		
					When using TCALL instruction	1	
					(SP-4)(SP-1)(SP-2) ← PC11-0		
					(SP-3) ← MBE, RBE, PC13, 12		
					PC13-0 ← (taddr)5-0+(taddr+1)		
					SP ← SP–4		
					When using instruction other than TBR or TCALL Execute (taddr)(taddr+1) instructions		Determined by referenced instruction
			1	3	When using TBR instruction	*10	
					PC13-0 ← (taddr)5-0+(taddr+1)		
				4	When using TCALL instruction	]	
					(SP-6)(SP-3)(SP-4) ← PC11-0		
					(SP–5) ← 0, 0, PC13, 12		
					$(SP-2) \leftarrow X, X, MBE, RBE$		
					PC13-0 ← (taddr)5-0+(taddr+1)		
					SP ← SP-6		
				3	When using instruction other than TBR or TCALL Execute (taddr)(taddr+1) instructions		Determined by referenced instruction

**Notes 1.** Setting MBE = 0 or MBE = 1, MBS = 15 is required during the execution of the IN or OUT instruction.

- 2. The TBR and TCALL instructions are assembler quasi-directives for the GETI instruction table definitions.
- 3. The sections in double boxes are only supported in the Mk II mode. The other sections are only supported in the Mk I mode.



# 8. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY

The program memory contained in the  $\mu$ PD75P3116 is a 16384 × 8-bit one-time PROM that can be electrically written one time only. The pins listed in the table below are used for this PROM's write/verify operations. Clock input from the X1 pin is used instead of address input as a method for updating addresses.

Pin	Function
VPP	Pin where program voltage is applied during program memory write/verify (usually VDD potential)
X1, X2	Clock input pins for address updating during program memory write/verify. Input the X1 pin's inverted signal to the X2 pin.
MD0 to MD3	Operation mode selection pin for program memory write/verify
D0/P60 to D3/P63 (lower 4 bits) D4/P50 to D7/P53 (higher 4 bits)	8-bit data I/O pins for program memory write/verify
VDD	Pin where power supply voltage is applied. Apply 1.8 to 5.5 V in normal operation mode and +6 V for program memory write/verify.

Caution Pins not used for program memory write/verify should be connected to Vss.

# 8.1 Operation Modes for Program Memory Write/Verify

When +6 V is applied to the V<sub>DD</sub> pin and +12.5 V to the V<sub>PP</sub> pin, the  $\mu$ PD75P3116 enters the program memory write/verify mode. The following operation modes can be specified by setting pins MD0 to MD3 as shown below.

	Operation	Mode S	pecificat	ion		Operation Mode
VPP	VDD	MD0	MD1	MD2	MD3	
+12.5 V	+6 V	Н	L	Н	L	Zero-clear program memory address
		L	Н	Н	Н	Write mode
		L	L	Н	Н	Verify mode
		Н	×	Н	Н	Program inhibit mode

×: L or H

28




## 8.2 Program Memory Write Procedure

Program memory can be written at high speed using the following procedure.

- (1) Pull down unused pins to Vss via resistors. Set the X1 pin to low.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) Wait 10  $\mu$ s.
- (4) Select the program memory address zero-clear mode.
- (5) Supply 6 V to VDD and 12.5 V to VPP.
- (6) Write data in the 1 ms write mode.
- (7) Select the verify mode. If the data is written, go to (8) and if not, repeat (6) and (7).
- (8) Additional write. (X: Number of write operations from (6) and (7))  $\times$  1 ms
- (9) Apply four pulses to the X1 pin to increment the program memory address by one.
- (10) Repeat (6) to (9) until the end address is reached.
- (11) Select the program memory address zero-clear mode.
- (12) Return the VDD- and VPP-pin voltages to 5 V.
- (13) Turn off the power.

The following figure shows steps (2) to (9).






## 8.3 Program Memory Read Procedure

The  $\mu$ PD75P3116 can read program memory contents using the following procedure.

- (1) Pull down unused pins to Vss via resistors. Set the X1 pin to low.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) Wait 10  $\mu$ s.
- (4) Select the program memory address zero-clear mode.
- (5) Supply 6 V to VDD and 12.5 V to VPP.
- (6) Select the verify mode. Apply four pulses to the X1 pin. The data stored in one address will be output every four clock pulses.
- (7) Select the program memory address zero-clear mode.
- (8) Return the VDD- and VPP-pin voltages to 5 V.
- (9) Turn off the power.

The following figure shows steps (2) to (7).





Data Sheet U11369EJ3V0DS

## 8.4 One-Time PROM Screening

Due to its structure, the one-time PROM cannot be fully tested before shipment by NEC. Therefore, NEC recommends that after the required data is written and the PROM is stored under the temperature and time conditions shown below, the PROM should be verified via screening.

Storage Temperature	Storage Time
125°C	24 hours

NEC offers QTOP microcontrollers for which one-time PROM writing, marking, screening, and verification are provided at additional cost. For further details, contact an NEC sales representative.

Data Sheet U11369EJ3V0DS



# 9. ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings (TA = 25°C)

Parameter	Symbol	Test Conditions	Rating	Unit
Power supply voltage	VDD		-0.3 to +7.0	V
PROM power supply voltage	VPP		-0.3 to +13.5	V
Input voltage	VII	Except port 5	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>I2</sub>	Port 5 (N-ch open drain)	-0.3 to +14	٧
Output voltage	Vo		-0.3 to V <sub>DD</sub> + 0.3	V
Output current, high	Іон	Per pin	-10	mA
		Total of all pins	-30	mA
Output current, low	loL	Per pin	30	mA
		Total of all pins	220	mA
Operating ambient temperature	TA		-40 to +85 <sup>Note</sup>	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

**Note** When LCD is driven in normal mode:  $T_A = -10 \text{ to } +85^{\circ}\text{C}$ 

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

# Capacitance ( $T_A = 25^{\circ}C$ , $V_{DD} = 0 V$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю				15	pF

Main System Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Constant	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	X1 X2	Oscillation		1.0		6.0 <sup>Note 2</sup>	MHz
resonator		frequency (fx)Note 1					
	C1 + C2	Oscillation	After V <sub>DD</sub> reaches oscil-			4	ms
	\\-\V <sub>DD</sub>	stabilization time <sup>Note 3</sup> lation voltage range MIN.					
Crystal	X1 X2	Oscillation		1.0		6.0 <sup>Note 2</sup>	MHz
resonator		frequency (fx)Note 1					
	C1 _ C2	Oscillation	V <sub>DD</sub> = 4.5 to 5.5 V			10	ms
	V <sub>DD</sub>	stabilization timeNote 3	V <sub>DD</sub> = 1.8 to 5.5 V			30	
External		X1 input		1.0		6.0 <sup>Note 2</sup>	MHz
clock	X1 X2	frequency (fx)Note 1					
		X1 input		83.3		500	ns
	7	high-/low-level width (txн, tx∟)					
		(Oil) Oil)					

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
  - 2. When the power supply voltage is 1.8 V  $\leq$  V<sub>DD</sub> < 2.7 V and the oscillation frequency is 4.19 MHz < fx  $\leq$  6.0 MHz, setting the processor clock control register (PCC) to 0011 makes 1 machine cycle less than the required 0.95  $\mu$ s. Therefore, set PCC to a value other than 0011.
  - 3. The oscillation stabilization time is necessary for oscillation to stabilize after applying VDD or releasing the STOP mode.

Caution When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- . Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as VDD.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

#### Subsystem Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Constant	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal	XT1 XT2	Oscillation		32	32.768	35	kHz
resonator	R	frequency (f <sub>XT</sub> ) <sup>Note 1</sup>					
	C3   C4	Oscillation	V <sub>DD</sub> = 4.5 to 5.5 V		1.0	2	s
	V <sub>DD</sub>	stabilization timeNote 2	V <sub>DD</sub> = 1.8 to 5.5 V			10	
External	1	XT1 input frequency		32		100	kHz
clock	XT1 XT2	(f <sub>XT</sub> ) <sup>Note 1</sup>					
		XT1 input high-/low-level		5		15	μs
		width (tхтн, tхть)					

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
  - 2. The oscillation stabilization time is necessary for oscillation to stabilize after applying VDD.

Caution When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as VDD.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

The subsystem clock oscillator is designed as a low amplification circuit to provide low consumption current, and is more liable to misoperation by noise than the main system clock oscillator. Special care should therefore be taken regarding the wiring method when the subsystem clock is used.



# DC Characteristics (TA = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions				TYP.	MAX.	Unit
Output current, low	loL	Per pin					15	mA
		Total of all pins					150	mA
Input voltage, high	V <sub>IH1</sub>	Ports 2, 3, 8, and 9		$2.7 \le V_{DD} \le 5.5 \text{ V}$	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
				1.8 ≤ V <sub>DD</sub> < 2.7 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	Ports 0, 1, 6,	orts 0, 1, 6, RESET 2.7		0.8Vpd		V <sub>DD</sub>	V
				1.8 ≤ V <sub>DD</sub> < 2.7 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
	VIH3	Port 5		2.7 ≤ V <sub>DD</sub> ≤ 5.5 V	0.7V <sub>DD</sub>		13	V
		(N-ch open-c	drain)	1.8 ≤ V <sub>DD</sub> < 2.7 V	0.9V <sub>DD</sub>		13	V
	V <sub>IH4</sub>	X1, XT1			V <sub>DD</sub> - 0.1		V <sub>DD</sub>	V
Input voltage, low	VIL1	Ports 2, 3, 5,	$2.7 \le V_{DD} \le 5.5 \text{ V}$		0		0.3V <sub>DD</sub>	V
				1.8 ≤ V <sub>DD</sub> < 2.7 V	0		0.1V <sub>DD</sub>	V
	V <sub>IL2</sub>	Ports 0, 1, 6,	, RESET	2.7 ≤ V <sub>DD</sub> ≤ 5.5 V	0		0.2V <sub>DD</sub>	V
				1.8 ≤ V <sub>DD</sub> < 2.7 V	0		0.1V <sub>DD</sub>	V
	VIL3	X1, XT1			0		0.1	V
Output voltage, high	Vон	SCK, SO, Po	rts 2, 3, 6, 8, and 9	он = −1.0 mA	V <sub>DD</sub> - 0.5			V
Output voltage, low	V <sub>OL1</sub>	SCK, SO, Ports 2, 3, 5, 6, 8, and 9		IoL = 15 mA, VDD = 4.5 to 5.5 V		0.2	2.0	V
				IoL = 1.6 mA			0.4	V
	V <sub>OL2</sub> SB0, SB1 When N-ch open-drain pull-up resistor ≥ 1 kΩ					0.2V <sub>DD</sub>	V	
Input leakage	Ішн1	Vin = Vdd	Pins other than X1,			3	μΑ	
current, high	ILIH2		X1, XT1				20	μΑ
	Ішнз	Vin = 13 V	Port 5 (N-ch open-drain)				20	μΑ
Input leakage	ILIL1	Vin = 0 V	Pins other than X1, XT1, and Port 5				-3	μΑ
current, low	ILIL2		X1, XT1				-20	μΑ
	Port 5 (N-ch open-drain) When another instruction than input instruction is executed		ction than input			-3	μΑ	
			Port 5 (N-ch open-drain) When input	V <sub>DD</sub> = 1.8 to 5.5 V			-30	μΑ
				V <sub>DD</sub> = 5.0 V		-10	-27	μΑ
			instruction is executed	V <sub>DD</sub> = 3.0 V		-3	-8	μΑ
Output leakage	ILOH1	Vout = Vdd	SCK, SO/SB0, SB1, Ports 2, 3, 6, 8, and 9				3	μΑ
current, high	<b>I</b> LOH2	Vout = 13 V	Port 5 (N-ch open-drain)				20	μΑ
Output leakage current, low	ILOL	Vout = 0 V				-3	μΑ	
On-chip pull-up resistor	RL	V <sub>IN</sub> = 0 V	Ports 0, 1, 2, 3, 6, 8 (Excluding P00 pin)	50	100	200	kΩ	

## DC Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$ )

Parameter	Symbol	Test Conditions			MIN.	TYP.	MAX.	Unit	
LCD drive voltage	VLCD	VAC0 = 0 $T_A = -40 \text{ to } +85^{\circ}\text{C}$			2.7		V <sub>DD</sub>	V	
			$T_A = -10 \text{ to } +85^{\circ}\text{C}$		2.2		V <sub>DD</sub>	V	
		VAC0 = 1			1.8		V <sub>DD</sub>	V	
VAC currentNote 1	Ivac	VAC0 = 1, V <sub>DD</sub> =	2.0 V ±10%				1	4	μΑ
LCD output voltage	Vodc	lo = ±1.0 μA	VLCD0 = VLCD			0		±0.2	V
deviationNote 2 (common)				VLCD1 = VLCD × 2/3					
LCD output voltage	Vods	$Io = \pm 0.5 \ \mu A$	VLCD2 = VLCD × 1/3			0		±0.2	V
deviationNote 2 (segment)			1.8 V ≤ VLCD :						
Supply current <sup>Note 3</sup>	I <sub>DD1</sub>	6.00 MHz <sup>Note 4</sup>	$V_{DD} = 5.0 \text{ V} \pm$	:10% <sup>Note 5</sup>			3.2	9.5	mA
		Crystal oscillation	VDD = 3.0 V ±10%Note 6			0.55	1.6	mA	
	I <sub>DD2</sub>	C1 = C2 = 22 pF	HALT mode	V <sub>DD</sub> = 5.0	V ±10%		0.7	2.0	mA
				V <sub>DD</sub> = 3.0	V ±10%		0.25	0.8	mA
	I <sub>DD1</sub>	4.19 MHz <sup>Note 4</sup>	$V_{DD} = 5.0 \text{ V} \pm$	:10% <sup>Note 5</sup>			2.5	7.5	mA
		Crystal oscillation	$V_{DD} = 3.0 \text{ V } \pm 10\%^{\text{Note 6}}$			0.45	1.35	mA	
	IDD2 C1 = C2 = 22 pF HALT mode $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.0 \text{ V} \pm 10\%$	HALT mode	V <sub>DD</sub> = 5.0 V ±10%			0.65	1.8	mA	
		V ±10%		0.22	0.7	mA			
	I <sub>DD3</sub>	32.768 kHz <sup>Note 7</sup>	Low-voltage	V <sub>DD</sub> = 3.0	V ±10%		45	130	μΑ
		Crystal oscillation	mode <sup>Note 8</sup>	V <sub>DD</sub> = 2.0 V ±10%			20	55	μΑ
				VDD = 3.0 V	, T <sub>A</sub> = 25°C		45	90	μΑ
			Low current consumption	V <sub>DD</sub> = 3.0	V ±10%		42	120	μΑ
			mode <sup>Note 9</sup>	V <sub>DD</sub> = 3.0	V, T <sub>A</sub> = 25°C		42	85	μΑ
	Low current consumption mode Note 9 $XT1 = 0 \text{ V}^{\text{Note 10}} \text{ V}_{\text{DD}} = 5.0 \text{ V} \pm 10\%$ $STOP \text{ mode} \text{ V}_{\text{DD}} = 3.0 \text{ V} \text{ T}_{\text{A}} = -4$		HALT mode		V <sub>DD</sub> = 3.0 V ±10%		5.5	18	μΑ
					V <sub>DD</sub> = 2.0 V ±10%		2.2	7	μΑ
					VDD = 3.0 V, TA = 25°C		5.5	12	μΑ
					V <sub>DD</sub> = 3.0 V ±10%		4.0	12	μΑ
		consump-	V <sub>DD</sub> = 3.0 V,		4.0	8	μΑ		
		Note 9	T <sub>A</sub> = 25°C						
		XT1 = 0 V <sup>Note 10</sup>	$V_{DD} = 5.0 \text{ V} \pm$	/DD = 5.0 V ±10%			0.05	10	μΑ
		STOP mode		$T_A = -40 \text{ to } +85^{\circ}\text{C}$			0.02	5	μΑ
		T <sub>A</sub> = 25°C	,		0.02	3	μΑ		


- **Notes 1.** Set to VAC0 = 0 when the low current consumption mode and the stop mode are used. If VAC0 = 1 is set, the current increases for approx. 1  $\mu$ A.
  - 2. The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs ( $V_{LCDn}$ ; n = 0, 1, 2).
  - 3. Not including currents flowing through on-chip pull-up resistors.
  - 4. Including oscillation of the subsystem clock.
  - 5. When the processor clock control register (PCC) is set to 0011 and the device is operated in the high-speed mode.
  - **6.** When PCC is set to 0000 and the device is operated in the low-speed mode.
  - **7.** When the system clock control register (SCC) is set to 1001 and the device is operated on the subsystem clock, with main system clock oscillation stopped.
  - 8. When the sub-oscillator control register (SOS) is set to 0000.
  - **9.** When SOS is set to 0010.
  - 10. When SOS is set to 00×1 and the feedback resistor of the sub-oscillator is not used (x: Don't care).



Parameter	Symbol	Test Co	onditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle	tcy	Operating on	V <sub>DD</sub> = 2.7 to 5.5 V	0.67		64	μs
time <sup>Note 1</sup>		main system clock	V <sub>DD</sub> = 1.8 to 5.5 V	0.95		64	μs
(Min. instruction execution		Operating on subsystem cl	ock	114	122	125	μs
time = 1 machine cycle)							
TI0, TI1, TI2 input	fтı	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	V <sub>DD</sub> = 2.7 to 5.5 V			1.0	MHz
frequency		V <sub>DD</sub> = 1.8 to 5.5 V	0		275	kHz	
TI0, TI1, TI2 input	tтін, tті∟	V <sub>DD</sub> = 2.7 to 5.5 V					μs
high-/low-level width		V <sub>DD</sub> = 1.8 to 5.5 V		1.8			μs
Interrupt input high-/	tinth, tintl	INT0	IM02 = 0	Note 2			μs
low-level width			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0 to KR7		10			μs
RESET low-level width	trsL			10			μs

Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC) and the processor clock control register (PCC). The figure on the right indicates the cycle time toy versus supply voltage VDD characteristics with the main system clock operating.

2. 2tcy or 128/fx is set by setting the interrupt mode register (IM0).



#### **Serial Transfer Operation**

# 2-wire and 3-wire serial I/O mode ( $\overline{SCK}$ ...Internal clock output): (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
SCK cycle time	tkcy1	V <sub>DD</sub> = 2.7 to 5.5 V		1300			ns
		V <sub>DD</sub> = 1.8 to 5.5 V		3800			ns
SCK high-/low-level	tkl1, tkH1	V <sub>DD</sub> = 2.7 to 5.5 V		tксү1/2-50			ns
width		V <sub>DD</sub> = 1.8 to 5.5 V	V <sub>DD</sub> = 1.8 to 5.5 V				ns
SI <sup>Note 1</sup> setup time	tsıĸı	V <sub>DD</sub> = 2.7 to 5.5 V		150			ns
(to <del>SCK</del> ↑)		V <sub>DD</sub> = 1.8 to 5.5 V	500			ns	
SI <sup>Note 1</sup> hold time	tksi1	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
(from SCK↑)		V <sub>DD</sub> = 1.8 to 5.5 V	600			ns	
SO <sup>Note 1</sup> output delay	tkso1	$R_L = 1 \text{ k}\Omega,$	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
time from SCK↓		C <sub>L</sub> = 100 pF <sup>Note 2</sup>	V <sub>DD</sub> = 1.8 to 5.5 V	0		1000	ns

Notes 1. In 2-wire serial I/O mode, read this parameter as SB0 or SB1 instead.

2.  $R_L$  and  $C_L$  are the load resistance and load capacitance of the SO output lines, respectively.

# 2-wire and 3-wire serial I/O mode (SCK...External clock input): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test Co	Test Conditions			MAX.	Unit
SCK cycle time	tkcy2	V <sub>DD</sub> = 2.7 to 5.5 V		800			ns
		V <sub>DD</sub> = 1.8 to 5.5 V		3200			ns
SCK high-/low-level	tkl2, tkH2	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
width		V <sub>DD</sub> = 1.8 to 5.5 V	1600			ns	
SI <sup>Note 1</sup> setup time	tsık2	V <sub>DD</sub> = 2.7 to 5.5 V					ns
(to <del>SCK</del> ↑)		V <sub>DD</sub> = 1.8 to 5.5 V	150			ns	
SI <sup>Note 1</sup> hold time	tksi2	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
(from SCK↑)		V <sub>DD</sub> = 1.8 to 5.5 V	600			ns	
SO <sup>Note 1</sup> output delay	tkso2	$R_L = 1 \text{ k}\Omega,$	V <sub>DD</sub> = 2.7 to 5.5 V	0		300	ns
time from SCK↓		C <sub>L</sub> = 100 pF <sup>Note 2</sup>	V <sub>DD</sub> = 1.8 to 5.5 V	0		1000	ns

Notes 1. In 2-wire serial I/O mode, read this parameter as SB0 or SB1 instead.

2. RL and CL are the load resistance and load capacitance of the SO output lines, respectively.

Data Sheet U11369EJ3V0DS



SBI mode ( $\overline{SCK}$ ...Internal clock output (master)): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy3	V <sub>DD</sub> = 2.7 to 5.5 V		1300			ns
		V <sub>DD</sub> = 1.8 to 5.5 V		3800			ns
SCK high-/low-level	tкьз, tкнз	V <sub>DD</sub> = 2.7 to 5.5 V		tксүз/2-50			ns
width		V <sub>DD</sub> = 1.8 to 5.5 V		tксүз/2-150			ns
SB0, 1 setup time	tsıкз	V <sub>DD</sub> = 2.7 to 5.5 V		150			ns
(to <del>SCK</del> ↑)		V <sub>DD</sub> = 1.8 to 5.5 V	V <sub>DD</sub> = 1.8 to 5.5 V				ns
SB0, 1 hold time (from SCK↑)	t <sub>KSI3</sub>			tксүз/2			ns
SB0, 1 output delay	tĸso3	$R_L = 1 \text{ k}\Omega,$	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
time from SCK↓		C <sub>L</sub> = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 1.8 to 5.5 V	0		1000	ns
SB0, 1↓ from SCK↑	tкsв			tксүз			ns
SCK↓ from SB0, 1↓	tsвк			tксүз			ns
SB0, 1 low-level width	tsbl			tксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

Note RL and CL are the load resistance and load capacitance of the SB0 and SB1 output lines, respectively.


# SBI mode (SCK...External clock input (slave)): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test Co	Test Conditions			MAX.	Unit
SCK cycle time	tkcy4	V <sub>DD</sub> = 2.7 to 5.5 V		800			ns
		V <sub>DD</sub> = 1.8 to 5.5 V		3200			ns
SCK high-/low-level	tkl4, tkH4	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
width		V <sub>DD</sub> = 1.8 to 5.5 V		1600			ns
SB0, 1 setup time	tsik4	V <sub>DD</sub> = 2.7 to 5.5 V		100			ns
(to <del>SCK</del> ↑)		V <sub>DD</sub> = 1.8 to 5.5 V	V <sub>DD</sub> = 1.8 to 5.5 V				ns
SB0, 1 hold time (from SCK↑)	tksi4			tkcy4/2			ns
SB0, 1 output delay	tkso4	$R_L = 1 \text{ k}\Omega,$	V <sub>DD</sub> = 2.7 to 5.5 V	0		300	ns
time from SCK↓		C <sub>L</sub> = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 1.8 to 5.5 V	0		1000	ns
SB0, 1↓ from SCK↑	tкsв			tkCY4			ns
SCK↓ from SB0, 1↓	tsвк			tkCY4			ns
SB0, 1 low-level width	tsbl						ns
SB0, 1 high-level width	tsвн			tkCY4			ns


Note RL and CL are the load resistance and load capacitance of the SB0 and SB1 output lines, respectively.


Data Sheet U11369EJ3V0DS

# AC Timing Test Points (Excluding X1, XT1 Input)




# **Clock Timing**






# TI0, TI1, TI2 Timing




# **Serial Transfer Timing**

# 3-wire serial I/O mode




# 2-wire serial I/O mode




# **Serial Transfer Timing**


# Bus release signal transfer




# Command signal transfer



# Interrupt input timing



# **RESET** input timing



# Data Memory Stop Mode Low Supply Voltage Data Retention Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		215/fx		ms
wait time <sup>Note 1</sup>		Release by interrupt request		Note 2		ms

- **Notes 1.** The oscillation stabilization wait time is the time during which the CPU operation is stopped to prevent unstable operation at the start of oscillation.
  - 2. Depends on the basic interval timer mode register (BTM) settings (see the table below).


втм3	BTM2	BTM1	втмо	Wait Time		
				fx = 4.19 MHz	fx = 6.0 MHz	
_	0	0	0	2 <sup>20</sup> /fx (approx. 250 ms)	2 <sup>20</sup> /fx (approx. 175 ms)	
_	0	1	1	2 <sup>17</sup> /fx (approx. 31.3 ms)	2 <sup>17</sup> /fx (approx. 21.8 ms)	
_	1	0	1	2 <sup>15</sup> /fx (approx. 7.81 ms)	2 <sup>15</sup> /fx (approx. 5.46 ms)	
_	1	1	1	2 <sup>13</sup> /fx (approx. 1.95 ms)	2 <sup>13</sup> /fx (approx. 1.37 ms)	



# Data Retention Timing (STOP Mode Release by RESET)



# Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)





#### DC Programming Characteristics (TA = 25 $\pm 5^{\circ}$ C, V<sub>DD</sub> = 6.0 $\pm 0.25$ V, V<sub>PP</sub> = 12.5 $\pm 0.3$ V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	Except X1 and X2 pins	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	X1, X2	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	Except X1 and X2 pins	0		0.3V <sub>DD</sub>	V
	V <sub>IL2</sub>	X1, X2	0		0.4	V
Input leakage current	ILI	VIN = VIL OF VIH			10	μΑ
Output voltage, high	Vон	Iон = −1 mA	V <sub>DD</sub> - 1.0			V
Output voltage, low	Vol	IoL = 1.6 mA			0.4	V
V <sub>DD</sub> power supply current	IDD				30	mA
VPP power supply current	IPP	MD0 = VIL, MD1 = VIH			30	mA

Cautions 1. Do not exceed +13.5 V for VPP, including the overshoot.

2. VDD must be applied before VPP, and cut after VPP.

# $\star$ AC Programming Characteristics (TA = 25 $\pm$ 5°C, VDD = 6.0 $\pm$ 0.25 V, VPP = 12.5 $\pm$ 0.3 V, Vss = 0 V)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time <sup>Note</sup> (to MD0↓)	tas		2			μs
MD1 setup time (to MD0↓)	t <sub>M1</sub> s		2			μs
Data setup time (to MD0↓)	tos		2			μs
Address hold time <sup>Note</sup> (from MD0↑)	tан		2			μs
Data hold time (from MD0↑)	tон		2			μs
Data output float delay time from MD0↑	tof		0		130	ns
V <sub>PP</sub> setup time (to MD3 <sup>↑</sup> )	tvps		2			μs
V <sub>DD</sub> setup time (to MD3↑)	tvos		2			μs
Initial program pulse width	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw		0.95		21.0	ms
MD0 setup time (to MD1↑)	tмоs		2			μs
Data output delay time from MD0↓	tov	MD0 = MD1 = VIL			1	μs
MD1 hold time (from MD0↑)	t <sub>м1</sub> н	tm1H + tm1R ≥ 50 μs	2			μs
MD1 recovery time (from MD0↓)	t <sub>M1R</sub>		2			μs
Program counter reset time	tpcr		10			μs
X1 input high-/low-level width	txH, txL		0.125			μs
X1 input frequency	fx				4.19	MHz
Initial mode set time	tı		2			μs
MD3 setup time (to MD1↑)	tмзs		2			μs
MD3 hold time (from MD1↓)	tмзн		2			μs
MD3 setup time (to MD0↓)	tмзsк	During program memory read	2			μs
Data output delay time from Address <sup>Note</sup>	<b>t</b> DAD	During program memory read			2	μs
Data output hold time from Address <sup>Note</sup>	thad	During program memory read	0		130	ns
MD3 hold time (from MD0↑)	tмзнк	During program memory read	2			μs
Data output float delay time from MD3↓	tdfR	During program memory read			2	μs

**Note** The internal address signal is incremented by 1 at the rising edge of the fourth X1 input and is not connected to a pin.


Data Sheet U11369EJ3V0DS



#### **Program Memory Write Timing**




# **Program Memory Read Timing**




# 10. CHARACTERISTIC CURVES (REFERENCE VALUES)

IDD VS VDD (Main System Clock: 6.0 MHz Crystal Resonator)




#### IDD VS VDD (Main System Clock: 4.19 MHz Crystal Resonator)





# 11. PACKAGE DRAWINGS

# ★ 64-PIN PLASTIC QFP (14x14)



detail of lead end






#### NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	17.6±0.4
В	14.0±0.2
С	14.0±0.2
D	17.6±0.4
F	1.0
G	1.0
Н	0.37 <sup>+0.08</sup> <sub>-0.07</sub>
I	0.15
J	0.8 (T.P.)
K	1.8±0.2
L	0.8±0.2
М	0.17 <sup>+0.08</sup> <sub>-0.07</sub>
N	0.10
Р	2.55±0.1
Q	0.1±0.1
R	5°±5°
S	2.85 MAX.


P64GC-80-AB8-5

# \* 64-PIN PLASTIC LQFP (12x12)



detail of lead end






#### NOTE


Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	14.8±0.4
В	12.0±0.2
С	12.0±0.2
D	14.8±0.4
F	1.125
G	1.125
Н	0.32±0.08
ı	0.13
J	0.65 (T.P.)
K	1.4±0.2
L	0.6±0.2
М	0.17 <sup>+0.08</sup> <sub>-0.07</sub>
N	0.10
Р	1.4±0.1
Q	0.125±0.075
R	5°±5°
S	1.7 MAX.

P64GK-65-8A8-3

# \* 64-PIN PLASTIC LQFP (14x14)







#### NOTE

Each lead centerline is located within 0.20 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	17.2±0.2
В	14.0±0.2
С	14.0±0.2
D	17.2±0.2
F	1.0
G	1.0
Н	0.37 <sup>+0.08</sup> <sub>-0.07</sub>
I	0.20
J	0.8 (T.P.)
K	1.6±0.2
L	0.8
М	0.17 <sup>+0.03</sup> -0.06
N	0.10
Р	1.4±0.1
Q	0.127±0.075
R	3°+4°
S	1.7 MAX.
Т	0.25
U	0.886±0.15
	P64GC-80-8BS

P64GC-80-8BS

#### 12. RECOMMENDED SOLDERING CONDITIONS

The μPD75P3116 should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E).** 

For soldering methods and conditions other than those recommended below, contact an NEC Sales representative.

Table 12-1. Surface Mounting Type Soldering Conditions (1/2)

(1)  $\mu$ PD75P3116GC-AB8: 64-pin plastic QFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Three times or less	VP15-00-3
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).

(2)  $\mu$ PD75P3116GK-8A8: 64-pin plastic LQFP (12 × 12)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature) Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	WS 60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Data Sheet U11369EJ3V0DS

# Table 12-1. Surface Mounting Type Soldering Conditions (2/2)

(3)  $\mu$ PD75P3116GC-8BS: 64-pin plastic LQFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less	VP15-00-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).

Data Sheet U11369EJ3V0DS



# APPENDIX A. LIST OF $\mu$ PD75308B, 753108, AND 75P3116 FUNCTIONS

Parameter		μPD75308B	μPD753108	μPD75P3116
Program mem	ory	Mask ROM 0000H to 1F7FH (8064 × 8 bits)	Mask ROM 0000H to 1FFFH (8192 × 8 bits)	One-time PROM 0000H to 3FFFH (16384 × 8 bits)
Data memory			000H to 1FFH (512 × 4 bits)	
CPU		75X Standard	75XL CPU	
Instruction execution	When main system clock is selected	0.95, 1.91, 15.3 μs (during 4.19 MHz operation)	• 0.95, 1.91, 3.81, 15.3 μs (σ • 0.67, 1.33, 2.67, 10.7 μs (σ	
time	When subsystem clock is selected	122 μs (during 32.768 kHz c	peration)	
Stack	SBS register	None	SBS.3 = 1: Mk I mode selection SBS.3 = 0: Mk II mode selection	
	Stack area	000H to 0FFH	000H to 1FFH	
	Subroutine call instruction stack operation	2-byte stack	When Mk I mode: 2-byte s When Mk II mode: 3-byte s	
Instruction	BRA !addr1 CALLA !addr1	Unavailable	When Mk I mode: Unavailable When Mk II mode: Available	
	MOVT XA, @BCDE MOVT XA, @BCXA BR BCDE BR BCXA		Available	
	CALL !addr	3 machine cycles	Mk I mode: 3 machine cyc Mk II mode: 4 machine cyc	
	CALLF !faddr	2 machine cycles	Mk I mode: 2 machine cyc Mk II mode: 3 machine cyc	
I/O ports	CMOS input	8	8	
	CMOS I/O	16	20	
	Bit port output	8	0	
	N-ch open-drain I/O	8	4	
	Total	40	32	
LCD controller/driver		Segment selection: 24/28/32 (can be changed to CMOS I/O port in 4-bit units; max. 8)	Segment selection: 16/20/2 (can be changed to CMOS I	4 segments /O port in 4-bit units; max. 8)
		Display mode selection: Static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias), 1. (1/3 bias), 1/4 duty (1/3 bias)		ty (1/2 bias), 1/3 duty
		On-chip split resistor for LCD driver can be specified by using mask option.		No on-chip split resistor for LCD driver
Timer		3 channels  • Basic interval timer: 1 channel  • 8-bit timer/event counter: 1 channel  • Watch timer: 1 channel	5 channels     Basic interval timer/watche     8-bit timer/event counter:     (can be used as 16-bit tim     Watch timer: 1 channel	3 channels

F	Parameter	μPD75308B	μPD753108	μPD75P3116	
Clock output (PCL)		Φ, 524, 262, 65.5 kHz (Main system clock: during 4.19 MHz operation)	<ul> <li>Φ, 524, 262, 65.5 kHz         (Main system clock: during 4.19 MHz operation)     </li> <li>Φ, 750, 375, 93.8 kHz         (Main system clock: during 6.0 MHz operation)     </li> </ul>		
BUZ output (BUZ)		2 kHz (Main system clock: during 4.19 MHz operation)	2, 4, 32 kHz     (Main system clock: during 4.19 MHz operation or subsystem clock: during 32.768 kHz operation)     2.93, 5.86, 46.9 kHz     (Main system clock: during 6.0 MHz operation)		
Serial interface		3 modes are available  • 3-wire serial I/O mode ··· MSB/LSB can be selected for transfer first bit  • 2-wire serial I/O mode  • SBI mode			
SOS register Feedback resistor cut flag (SOS.0)		None	Contained		
	Sub-oscillator current cut flag (SOS.1)	None	Contained		
Register bank s	election register (RBS)	None	Yes		
Standby release	e by INT0	No	Yes		
Vectored interru	ıpts	External: 3, Internal: 3	External: 3, Internal: 5		
Supply voltage		V <sub>DD</sub> = 2.0 to 6.0 V	V <sub>DD</sub> = 1.8 to 5.5 V		
Operating ambi	ent temperature	T <sub>A</sub> = -40 to +85°C			
Package		80-pin plastic QFP (14 × 20)     80-pin plastic QFP (14 × 14)     80-pin plastic TQFP (Fine pitch) (12 × 12)	• 64-pin plastic QFP (14 × 14) • 64-pin plastic LQFP (12 × 12) • 64-pin plastic TQFP (12 × 12) • 64-pin plastic LQFP (14 × 14)	• 64-pin plastic QFP (14 × 14) • 64-pin plastic LQFP (12 × 12) • 64-pin plastic LQFP (14 × 14)	

\*



#### APPENDIX B. DEVELOPMENT TOOLS

The following development tools have been provided for system development using the  $\mu$ PD75P3116. In the 75XL Series, a common relocatable assembler is used in combination with a device file dedicated to each model.

*	RA75X relocatable assembler	Host Machine	Part Number		
			OS	Supply Medium	(Product Name)
		PC-9800 Series	MS-DOS™	3.5" 2HD	μS5A13RA75X
			( Ver.3.30 to Ver.6.2 <sup>Note</sup> )		
		IBM PC/AT™ or compatibles	Refer to OS for IBM PCs	3.5" 2HC	μS7B13RA75X

*	Device file	Host Machine			Part Number
			OS	Supply Medium	(Product Name)
		PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13DF753108
			( Ver.3.30 to Ver.6.2 <sup>Note</sup> )		
		IBM PC/AT or compatibles	Refer to OS for IBM PCs	3.5" 2HC	μS7B13DF753108

**Note** Ver. 5.00 and later include a task swapping function, but this function cannot be used in this software.

**Remark** Operation of the assembler and device file is guaranteed only when using the host machine and OS described above.

# **PROM Write Tools**

Hardware	PG-1500	This is a PROM writer that can program a single-chip microcontroller with PROM in stand-alone mode or under the control of a host machine when connected with the supplied accessory board and optional programmer adapter.  It can also program typical PROMs in capacities ranging from 256 Kb to 4 Mb.				
	PA-75P3116GC	This is a PROM programmer adapter for the $\mu$ PD75P3116GC-AB8. It can be used when connected to the PG-1500.				
	PA-75P3116GK	This is a PROM programmer adapter for the $\mu$ PD75P3116GK-8A8. It can be used when connected to the PG-1500.				
	PA-75P3116GC-8BS	This is a PROM programmer adapter for the $\mu$ PD75P3116GC-8BS. It can be used when connected to the PG-1500.				
Software	PG-1500 controller	Connects the PG-1500 PG-1500 on the host r		a serial and parallel inter	terfaces and controls the	
		Host machine			Part number	
			OS	Supply medium	(Product name)	
		PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13PG1500	
			( Ver.3.30 to Ver.6.2 <sup>Note</sup> )			
		IBM PC/AT or compatible	Refer to OS for IBM PCs	3.5" 2HD	μS7B13PG1500	

**Note** Ver. 5.00 and later include a task swapping function, but this function cannot be used in this software.

**Remark** Operation of the PG-1500 controller is guaranteed only when using the host machine and OS described above.

Data Sheet U11369EJ3V0DS



#### **Debugging Tools**

An in-circuit emulator (IE-75001-R) is provided as a program debugging tool for the  $\mu$ PD75P3116. The system configuration using this in-circuit emulator is shown below.

*	Hardware	IE-	75001-R	The IE-75001-R is an in-circuit emulator to be used for hardware and software debugging during development of application systems using the 75X or 75XL Series products.  The IE-75001-R is used in combination with an emulation board (IE-75300-R-EM) and emulation probe (EP-753108GC-R or EP-753108GK-R) (both sold separately).  Highly efficient debugging can be performed when connected to the host machine and PROM programmer.			
	IE-75300-R-EM				oard for evaluating appli on with the IE-75001-R.	cation systems using the	e μPD75P3116.
	EP-753108GC-R EV-9200GC-64			robe for the μPD75P311		00-R-EM.	
			EV-9200GC-64	When being used, it is connected with the IE-75001-R and the IE-75300-R-EM. It includes a 64-pin conversion socket (EV-9200GC-64) to facilitate connection with the targeterm.			
		EP	-753108GK-R	This is an emulation p When being used, it is	0-R-EM.		
			TGK-064SBW Note 1	It includes a 64-pin conversion adapter (TGK-064SBW) to facilitate connection with the target system.			
	Software	IE control program		This program can contr via an RS-232C or Cer	rol the IE-75001-R on a hontronics interface.	ost machine when conne	cted to the IE-75001-R
				Host machine			Part number
					os	Supply medium	(Product name)
				PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13IE75X
					(Ver.3.30 to Ver.6.2 <sup>Note 2</sup> )		
				IBM PC/AT or compatible	Refer to OS for IBM PCs	3.5" 2HC	μS7B13IE75X

**★ Notes 1.** This is a product of TOKYO ELETECH CORPORATION.

Contact: Daimaru Kogyo, Ltd. Tokyo Electronic Department (TEL: +81-3-3820-7112)

Osaka Electronic Department (TEL: +81-6-6244-6672)

2. Ver. 5.00 and later include a task swapping function, but this function cannot be used in this software.

**Remarks 1.** Operation of the IE control program is guaranteed only when using the host machine and OS described above.

**2.** The  $\mu$ PD753104, 753106, 753108, and 75P3116 are generically called the  $\mu$ PD753108 Subseries.

# **OS for IBM PCs**

The following operating systems for IBM PCs are supported.


os	Version
PC DOS™	Ver.3.1 to 6.3 J6.1/V <sup>Note</sup> to J6.3/V <sup>Note</sup>
MS-DOS	Ver.5.0 to 6.2 5.0/V <sup>Note</sup> to 6.2/V <sup>Note</sup>
IBM DOS™	J5.02/V <sup>Note</sup>

Note Only English mode is supported.

Caution Ver. 5.0 and later include a task swapping function, but this function cannot be used in this software.

# ★ Package Drawing and Recommended Footprint of Conversion Socket (EV-9200GC-64)

Figure B-1. EV-9200GC-64 Package Drawing (For Reference Only)



EV-9200GC-64-G0E

ITEM	MILLIMETERS	INCHES
Α	18.8	0.74
В	14.1	0.555
С	14.1	0.555
D	18.8	0.74
Е	4-C 3.0	4-C 0.118
F	0.8	0.031
G	6.0	0.236
Н	15.8	0.622
I	18.5	0.728
J	6.0	0.236
K	15.8	0.622
L	18.5	0.728
М	8.0	0.315
N	7.8	0.307
0	2.5	0.098
Р	2.0	0.079
Q	1.35	0.053
R	0.35±0.1	$0.014^{+0.004}_{-0.005}$
S	φ2.3	φ0.091
Т	φ1.5	φ0.059

C B A

Figure B-2. EV-9200GC-64 Recommended Footprint (For Reference Only)


EV-9200GC-64-P1E


ITEM	M MILLIMETERS INCHES	
IIEIVI	WILLIMETERS	INCHES
Α	19.5	0.768
В	14.8	0.583
С	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$
D	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 {=} 0.472^{+0.003}_{-0.002}$
E	14.8	0.583
F	19.5	0.768
G	6.00±0.08	$0.236^{+0.004}_{-0.003}$
Н	6.00±0.08	$0.236^{+0.004}_{-0.003}$
ı	0.5±0.02	$0.197^{+0.001}_{-0.002}$
J	φ2.36±0.03	$\phi_{0.093^{+0.001}_{-0.002}}$
K	φ2.2±0.1	$\phi_{0.087^{+0.004}_{-0.005}}$
L	φ1.57±0.03	$\phi$ 0.062 <sup>+0.001</sup> <sub>-0.002</sub>


Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

# ★ Package Drawing of Conversion Adapter (TGK-064SBW)

Figure B-3. TGK-064SBW Package Drawing (For Reference Only)







MILLIMETERS	INCHES
18.4	0.724
0.65x15=9.75	0.026x0.591=0.384
0.65	0.026
7.75	0.305
10.15	0.400
12.55	0.494
14.95	0.589
0.65x15=9.75	0.026x0.591=0.384
11.85	0.467
18.4	0.724
C 2.0	C 0.079
12.45	0.490
10.25	0.404
7.7	0.303
10.02	0.394
14.92	0.587
11.1	0.437
1.45	0.057
1.45	0.057
4- <i>\phi</i> 1.3	$4-\phi 0.051$
1.8	0.071
	18.4 0.65x15=9.75 0.65 7.75 10.15 12.55 14.95 0.65x15=9.75 11.85 18.4 C 2.0 12.45 10.25 7.7 10.02 14.92 11.1 1.45 1.45 1.45

0.197

 $\phi$ 0.209

 $\phi$ 0.140  $\phi$ 0.035

4-C 0.039

1.8 5.0

φ5.3

4-C 1.0

 $\phi$ 3.55

W

ITEM	MILLIMETERS	S INCHES
a	φ0.3	φ0.012
b	1.85	0.073
С	3.5	0.138
d	2.0	0.079
е	3.9	0.154
f	1.325	0.052
g	1.325	0.052
h	5.9	0.232
i	0.8	0.031
j	2.4	0.094
k	2.7	0.106
		TGK-064SRW-G1F



#### Notes on Target System Design

The following shows a diagram of the connection conditions between the emulation probe, conversion connector and conversion socket or conversion adapter.

Design your system making allowances for conditions such as the form of parts mounted on the target system, as shown below.

Table B-1. Distance Between In-Circuit Emulator and Conversion Socket

Emulation Probe	Conversion Socket/ Conversion Adapter	Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter
EP-753108GC-R	EV-9200GC-64	700 mm
EP-753108GK-R	TGK-064SBW	700 mm

Figure B-4. Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter (1)






Figure B-5. Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter (2)



Ground clip 64-pin GC EP-753108GC-R In-circuit émulator IE-75001-R External sense clips ¦} 8 mm 35 mm 18.5 mm Conversion socket EV-9200GC-64 35 mm 18.5 mm Target system

Figure B-6. Connection Conditions of Target System (1)

Figure B-7. Connection Conditions of Target System (2)





#### **★** APPENDIX C. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### **Documents Related to Devices**

Document Name	Document No.
μPD753104, 753106, 753108 Data Sheet	U10086E
μPD75P3116 Data Sheet	This document
μPD753108 User's Manual	U10890E
75XL Series Selection Guide	U10453E

# **Documents Related to Development Tools (Software) (User's Manuals)**

Document Name		Document No.
RA75X Assembler Package	Operation	U12622E
	Language	U12385E
	Structured Assembler Preprocessor	U12598E

# **Documents Related to Development Tools (Hardware) (User's Manuals)**

Document Name	Document No.
IE-75000-R, IE-75001-R In-Circuit Emulator	EEU-1455
IE-75300-R-EM Emulation Board	U11354E
EP-753108GC-R, EP-753108GK-R Emulation Probe	EEU-1495

#### **Documents Related to PROM Writing (User's Manuals)**

Document Name		Document No.
PG-1500 PROM Programmer		U11940E
PG-1500 Controller	PC-9800 Series (MS-DOS) Based	EEU-1291
	IBM PC Series (PC DOS) Based	U10540E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Data Sheet U11369EJ3V0DS

66

# **Other Related Documents**

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products & Packages -	X13769E
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

#### NOTES FOR CMOS DEVICES -

# (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

68

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### **NEC do Brasil S.A.**

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

#### **NEC Electronics (Europe) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

Branch The Netherlands
 Eindhoven, The Netherlands
 Tel: 040-244 58 45

Fax: 040-244 45 80

Branch Sweden
 Taeby, Sweden
 Tel: 08-63 80 820
 Fax: 08-63 80 388

#### **NEC Electronics (France) S.A.**

Vélizy-Villacoublay, France Tel: 01-3067-58-00 Fax: 01-3067-58-99

# NEC Electronics (France) S.A. Representación en España

Madrid, Spain Tel: 091-504-27-87 Fax: 091-504-28-60

#### **NEC Electronics Italiana S.R.L.**

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Shanghai, Ltd.**

Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### **NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore

Tel: 253-8311 Fax: 250-3583

J02.3

QTOP is a trademark of NEC Corporation.

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of November, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).