

# MOS INTEGRATED CIRCUIT $\mu PD444016$

# 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT

#### **Description**

The  $\mu$ PD444016 is a high speed, low power, 4,194,304 bits (262,144 words by 16 bits) CMOS static RAM.

Operating supply voltage is 5.0 V  $\pm$  0.5 V.

The  $\mu$ PD444016 is packaged in 44-pin plastic SOJ and 44-pin plastic TSOP (II).

#### **Features**

- 262,144 words by 16 bits organization
- Fast access time: 8, 10, 12 ns (MAX.)
- Byte data control : /LB (I/O1 I/O8), /UB (I/O9 I/O16)
- Output Enable input for easy application
- Single +5.0 V power supply

#### **Ordering Information**

Part number	Package	Access time	Supply currer	nt mA (MAX.)
		ns (MAX.)	At operating	At standby
μPD444016LE-8	44-pin plastic SOJ	8	220	10
μPD444016LE-10	(10.16 mm (400))	10	200	
μPD444016LE-12		12	190	
μPD444016G5-8-7JF	44-pin plastic TSOP (II)	8	220	
μPD444016G5-10-7JF	(10.16 mm (400))	10	200	
μPD444016G5-12-7JF	(Normal bent)	12	190	

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

#### Pin Configuration (Marking Side)

/xxx indicates active low signal.

# 44-pin plastic SOJ (10.16 mm (400)) [ $\mu$ PD444016LE ]

# 44-pin plastic TSOP (II) (10.16 mm (400)) (Normal bent) [ $\mu$ PD444016G5- $\times$ -7JF ]



A0 - A17 : Address Inputs

I/O1 - I/O16: Data Inputs / Outputs


/CS : Chip Select
/WE : Write Enable
/OE : Output Enable
/LB, /UB : Byte data select
Vcc : Power supply
GND : Ground

NC : No connection

Remark Refer to Package Drawings for the 1-pin index mark.



#### **Block Diagram**



#### **Truth Table**

/CS	/OE	/WE	/LB	/UB	Mode	I/O		Supply current
						I/O1 - I/O8	I/O9 - I/O16	
Н	×	×	×	×	Not selected	High impedance	High impedance	Isb
L	L	Н	لــ	L	Read	<b>D</b> оит	<b>D</b> оит	Icc
			Ш	Н		<b>D</b> оит	High impedance	
			Η	L		High impedance	<b>D</b> оит	
L	×	L	L	L	Write	Din Din		
			L	Н		Din	High impedance	
			Н	L		High impedance	Din	
L	Н	Н	×	×	Output disable	High impedance	High impedance	
L	×	×	Η	Н		High impedance	High impedance	

Remark ×: Don't care

3



#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 Note to +7.0	V
Input / Output voltage	VT		-0.5 Note to Vcc+0.5	V
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

Note -2.0 V (MIN.) (pulse width: 2 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc		4.5	5.0	5.5	V
High level input voltage	VIH		2.2		Vcc+0.5	V
Low level input voltage	VIL		-0.5 Note		+0.8	V
Operating ambient temperature	TA		0		70	°C

Note -2.0 V (MIN.) (pulse width : 2 ns)



#### DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Parameter	Symbol	Test condition		MIN.	TYP.	MAX.	Unit
Input leakage current	lu	V <sub>IN</sub> = 0 V to V <sub>CC</sub>		-2		+2	μΑ
Output leakage current	Іго	VI/O = 0 V to Vcc, /CS = VIH or /OE = VIH  or /WE = VIL or /LB = VIH or /UB = VIH		-2		+2	μΑ
Operating supply current	Icc	/CS = VIL,	Cycle time : 8 ns			220	mA
		I <sub>1</sub> /o = 0 mA,	Cycle time : 10 ns			200	
		Minimum cycle time	Cycle time : 12 ns			190	
Standby supply current	Isa	/CS = VIH, VIN = VIH O	r Vıl			40	mA
	I <sub>SB1</sub>	/CS ≥ Vcc - 0.2 V,				10	
		$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V$	/cc – 0.2 V				
High level output voltage	Vон	Iон = -4.0 mA		2.4			V
Low level output voltage	Vol	IoL = +8.0 mA				0.4	V

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of package types.

#### Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	Vin = 0 V			6	pF
Input / Output capacitance	C <sub>I/O</sub>	V1/0 = 0 V			8	pF

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage


2. These parameters are periodically sampled and not 100% tested.

Data Sheet M14430EJ4V0DS 5


#### AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

#### **AC Test Conditions**

Input Waveform (Rise and Fall Time ≤ 3 ns)




#### **Output Waveform**



#### **Output Load**

AC characteristics directed with the note should be measured with the output load shown in **Figure 1** or **Figure 2**.

Figure 1 Figure 2
(taa, tacs, toe, tabd, toh) (tclz, tolz, tblz, tchz, tbhz, twhz, tow)



 $\textbf{Remark} \;\; \textbf{CL} \; \text{includes capacitances of the probe and jig, and stray capacitances}.$ 



#### **Read Cycle**


Parameter	Symbol	μPD44	4016-8	μPD444	4016-10	μPD444	1016-12	Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	8		10		12		ns	
Address access time	<b>t</b> AA		8		10		12	ns	1
/CS access time	tacs		8		10		12	ns	
/OE access time	toe		4		5		6	ns	
/LB, /UB access time	<b>t</b> ABD		4		5		6	ns	
Output hold from address change	tон	3		3		3		ns	
/CS to output in low impedance	tclz	3		3		3		ns	2, 3
/OE to output in low impedance	tolz	0		0		0		ns	
/LB, /UB to output in low impedance	<b>t</b> BLZ	0		0		0		ns	
/CS to output in high impedance	<b>t</b> cHZ		4		5		6	ns	
/OE to output hold in high impedance	tонz		4		5		6	ns	
/LB, /UB to output hold in high impedance	tвнz		4		5		6	ns	

Notes 1. See the output load shown in Figure 1.

- 2. Transition is measured at  $\pm$  200 mV from steady-state voltage with the output load shown in **Figure 2**.
- 3. These parameters are periodically sampled and not 100% tested.

Remark These AC characteristics are in common regardless of package types.


#### Read Cycle Timing Chart 1 (Address Access)



Remarks 1. In read cycle, /WE should be fixed to high level.

**2.** /CS = /OE = /LB (or /UB) = VIL

#### Read Cycle Timing Chart 2 (/CS Access)



Caution Address valid prior to or coincident with /CS low level input.

**Remark** In read cycle, /WE should be fixed to high level.



#### **Write Cycle**


Parameter	Symbol	μPD44	4016-8	μPD444	4016-10	μPD44	4016-12	Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	8		10		12		ns	
/CS to end of write	tcw	6		7		8		ns	
Address valid to end of write	taw	6		7		8		ns	
Write pulse width	twp	6		7		8		ns	
/LB, /UB to end of write	tвw	6		7		8		ns	
Data valid to end of write	tow	4		5		6		ns	
Data hold time	tон	0		0		0		ns	
Address setup time	tas	0		0		0		ns	
Write recovery time	twr	0		0		0		ns	
/WE to output in high impedance	<b>t</b> wHz		4		5		6	ns	1, 2
Output active from end of write	tow	3		3		3		ns	

**Notes 1.** Transition is measured at  $\pm$  200 mV from steady-state voltage with the output load shown in **Figure 2**.

2. These parameters are periodically sampled and not 100% tested.

Remark These AC characteristics are in common regardless of package types.

#### Write Cycle Timing Chart 1 (/WE Controlled)




Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. Do not input data to the I/O pins while they are in the output state.

**Remarks 1.** Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB (or low level /UB).

2. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

#### Write Cycle Timing Chart 2 (/CS Controlled)




Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. Do not input data to the I/O pins while they are in the output state.

**Remark** Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB (or low level /UB).

#### Write Cycle Timing Chart 3 (/LB, /UB Controlled)



Cautions 1. /CS or /WE should be fixed to high level during address transition.


2. Do not input data to the I/O pins while they are in the output state.


**Remark** Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB (or low level /UB).

Data Sheet M14430EJ4V0DS 11

#### **Package Drawings**

## 44-PIN PLASTIC SOJ (10.16 mm (400))






#### NOTE


Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
В	$28.73^{+0.20}_{-0.35}$
С	10.16
D	11.18±0.20
E	1.03±0.15
F	0.74
G	3.5±0.2
Н	2.3±0.2
I	0.8 MIN.
J	2.6
K	1.27 (T.P.)
М	0.40±0.10
N	0.12
Р	9.4±0.20
Q	0.10
Т	R 0.85
U	$0.20^{+0.10}_{-0.05}$
	P441 F-400A-1


P44LE-400A-


## 44-PIN PLASTIC TSOP (II) (10.16 mm (400))











#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

A B C D E F G H	18.63 MAX. 0.93 MAX. 0.8 (T.P.)
B C D E F G H	0.93 MAX.
C D E F G H	
D E F G	0.8 (T.P.)
E F G H	
F G H	$0.32^{+0.08}_{-0.07}$
G H	0.1±0.05
Н	1.2 MAX.
	0.97
	11.76±0.2
ı	10.16±0.1
J	0.8±0.2
К	$0.145^{+0.025}_{-0.015}$
L	0.5±0.1
М	0.13
N	0.10
Р	3°+7°

S44G5-80-7JF5-1



#### **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD444016.

### **Types of Surface Mount Device**

 $\mu$ PD444016LE : 44-pin plastic SOJ (10.16 mm (400))

 $\mu$ PD444016G5-7JF : 44-pin plastic TSOP (II) (10.16 mm (400)) (Normal bent)

14

#### NOTES FOR CMOS DEVICES

#### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### 2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Data Sheet M14430EJ4V0DS 15

NEC  $\mu$ PD444016

• The information in this document is current as of January, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4