Low Dropout 200mA Linear Regulator

PRELIMINARY

FEATURES

- Precision Positive Linear Voltage Regulator
- 0.2V Dropout at 200mA
- Guaranteed Reverse Input/Output Voltage Isolation with Low Leakage
- Adjustable Output Voltage (down to 1.25V)
- Load Independent Low Quiescent Current (10µA typ)
- Load Regulation of 5mV from 0mA to 200mA
- Logic Shutdown Capability
- Shutdown Quiescent Current below 2µA
- Short Circuit Protection - Duty Cycle Limiting
- Remote Load Voltage Sense for Accurate Load Regulation

DESCRIPTION

The UCC386/7/8 positive linear pass regulator series is tailored for low dropout applications where extremely low quiescent power is required. Fabricated with BiCMOS technology ideally suited for low input to output differential applications, the UCC386/7/8 will pass 200mA while requiring only 200mV of input voltage headroom. Quiescent current is typically less than 10µA. To prevent reverse current conduction, on-chip circuitry limits the minimum forward voltage to 50mV typical. Once the forward voltage limit is reached, the input-output differential voltage is maintained as the input voltage drops until undervoltage lockout disables the regulator.

The UCC386 has an on chip resistor network for preset to regulate at 3.3V, while the UCC387 has a fixed 5V output. The UCC388 requires an external resistor network which can be programmed for output voltages down to 1.25V. The output voltage is regulated to 1.5% at room temperature and better than 2.5% over the entire operating temperature range.

Short circuit current is internally limited. The device responds to a sustained overcurrent condition by limiting the duty cycle of the load to 12.5% typical. This drastically reduces the power dissipation during short circuit such that heat sinking, if at all required, must only accommodate normal operation.

(continued)

SIMPLIFIED BLOCK DIAGRAM AND APPLICATION CIRCUIT



	R1	R2
UCC386	1.025m	625k
UCC387	1.875m	625k
UCC388	0	OPEN

ABSOLUTE MAXIMUM RATINGS

VIN. 9V
OFFB . . . . . –0.3 to VIN+0.3V
Storage Temperature . . . . . –65°C to +150°C
Junction Temperature. . . . . –55°C to +150°C
Lead Temperature (Soldering, 10sec) . . . . . +300°C

Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages. All voltages are referenced to GND.

DESCRIPTION (cont.)

Internal power dissipation is further controlled with thermal overload protection circuitry. Thermal shutdown occurs if the junction temperature exceeds 140°C. The chip will remain in the off state until the temperature drops to 115°C.

Pulling OFFB low commands a low power shutdown mode, which requires less than 2µA quiescent current. These devices are available in the 8 pin TSSOP (PW) and 8 pin SOIC (DP) surface mount power package. For other packaging options consult the factory.

CONNECTION DIAGRAMS

SOIC-8 (TOP VIEW)
DP Packages



TSSOP-8 (TOP VIEW)
PW Packages



ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications hold for: UCC386/7/8 $T_A = T_J = 0°C$ to 70°C; UCC286/7/8 $T_A = T_J = –40°C$ to 85°C; VIN = VOUT+1.5V, I_{OUT} = 0mA, C_{OUT} = 0.1µF

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
UCC386 Fixed 3.3V Output					
Output Voltage	T_A=25°C	3.25	3.3	3.35	V
	Over Temperature	3.22	3.3	3.38	V
Line Regulation	VIN = 3.45V to 8.5V, I_{OUT} = 10mA		13	25	mV
Load Regulation	I_{OUT} = 1mA to 200mA		5	10	mV
Output Noise Voltage	T_J = 25°C, BW = 10Hz to 10kHz		200		μV_{RMS}
Dropout Voltage, VIN–VOUT	I_{OUT} = 200mA, VOUT = 3.20, T_A < 85°C		200	500	mV
	I_{OUT} = 50mA, VOUT = 3.20, T_A < 85°C		50		mV
Peak Current Limit	VOUT = 0V	350	550	750	mA
Overcurrent Threshold		225	375	525	mA
Current Limit Duty Cycle	VOUT = 0V		12.5	14	%
Overcurrent Timeout, T_{ON}	VOUT = 0V	550	900	1250	µs
Quiescent Current	OFF = VIN		10	20	µA
Shutdown Quiescent Current	VIN ≤8.5V, OFF ≤0.5		2	5	µA
Shutdown Threshold (OFF)	VIN = 8.5V	0		0.5	V
Shutdown Threshold (ON)	(Note 1)	V_{IN}– 0.5V			V
Reverse Leakage Current	0V < VIN < VOUT, VOUT < 3.35V, at VIN			10	µA
	0V < VIN < VOUT, VOUT < 3.35V, at VOUT			10	µA
Bias Current at VSENSE Pin			2		µA

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications hold for: UCC386/7/8 $T_A = T_J = 0°C$ to 70°C; UCC286/7/8 $T_A = T_J = –40°C$ to 85°C; VIN = VOUT+1.5V, I_{OUT} = 0mA, C_{OUT} = 0.1µF

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
UCC387 Fixed 5V Output					
Output Voltage	T_A=25°C	4.925	5	5.075	V
	Over Temperature	4.785	5	5.125	V
Line Regulation	VIN = 5.5V to 8.5V, I_{OUT} = 10mA		13	25	mV
Load Regulation	I_{OUT} = 1mA to 200mA		5	10	mV
Output Noise Voltage	T_J = 25°C, BW = 10Hz to 10kHz		200		μV_{RMS}
Dropout Voltage, VIN–VOUT	I_{OUT} = 200mA, VOUT = 4.75, T_A < 85°C		200	500	mV
	I_{OUT} = 50mA, VOUT = 4.75, T_A < 85°C		50		mV
Peak Current Limit	VOUT = 0V	350	550	750	mA
Overcurrent Threshold		225	375	525	mA
Current Limit Duty Cycle	VOUT = 0V		12.5	14	%
Overcurrent Timeout, T_{ON}	VOUT = 0V	550	900	1250	µs
Quiescent Current	OFF = VIN		10	20	µA
Shutdown Quiescent Current	VIN ≤8.5V, OFF ≤0.5		2	5	µA
Shutdown Threshold (OFF)	VIN = 8.5V	0		0.5	V
Shutdown Threshold (ON)	(Note 1)	V_{IN}– 0.5V			V
Reverse Leakage Current	0V < VIN < VOUT, VOUT < 3.35V, at VIN			10	µA
	0V < VIN < VOUT, VOUT < 3.35V, at VOUT			10	µA
Bias Current at VSENSE Pin			2		µA
UCC388 Adjustable Output					
Output Voltage	T_A=25°C	1.23	1.25	1.27	V
	Over Temperature	1.22	1.25	1.28	V
Line Regulation	VIN = VOUT +200mV to 8.5V for VIN > 2.0V, I_{OUT} = 10mA		10	40	mV
Load Regulation	I_{OUT} = 1mA to 200mA		5	10	mV
Output Noise Voltage	T_J = 25°C, BW = 10Hz to 10kHz		200		μV_{RMS}
Dropout Voltage, VIN–VOUT	I_{OUT} = 200mA, VOUT = 3.20, T_A < 85°C		200	500	mV
	I_{OUT} = 50mA, VOUT = 3.20, T_A < 85°C		50		mV
Peak Current Limit	VOUT = 0V	350	550	750	mA
Overcurrent Threshold		225	375	525	mA
Current Limit Duty Cycle	VOUT = 0V		12.5	14	%
Overcurrent Timeout, T_{ON}	VOUT = 0V	550	900	1250	µs
Quiescent Current	OFF = VIN		10	20	µA
Shutdown Quiescent Current	VIN ≤8.5V, OFF ≤0.5		2	5	µA
Shutdown Threshold (OFF)	VIN = 8.5V	0		0.5	V
Shutdown Threshold (ON)	(Note 1)	V_{IN}– 0.5V			V
Reverse Leakage Current	0V < VIN < VOUT, VOUT < 3.35V, at VIN			10	µA
	0V < VIN < VOUT, VOUT < 3.35V, at VOUT			10	µA
Bias Current at VSENSE Pin			50		nA
Minimum Operating Voltage				2.5	V

***Note 1**. An internal 100nA pull up is provided for this function.*

PIN DESCRIPTIONS

GND: Chip Ground. All voltages are measured with respect to this pin. This is the low noise ground reference for input regulation. The output decoupling capacitor should be tied between VOUT and GND.

OFFB: Shutdown, active low. This pin must be externally pulled to GND to turn off the IC. Pulling this pin high turns on the IC. This pin is internally pulled to VIN by 100nA current source.

VIN: Positive supply input for the regulator. Bypass this pin to GND with at least 0.1uF of low ESR, ESL capacitance if the source is located further than 1 inch from the device.

VOUT: Output of the regulator. The regulator does not require a minimum output capacitance for stability, however a small capacitor is recommended to improve transient response. Choose the appropriate size capacitor for the application with respect to the required transient loading. For example, if the load is very dynamic, a large capacitor will smooth out the response to load steps.

VSENSE: Externally programmable voltage sense node. For the UCC388, connect resistor divider network between VOUT, VSENSE and GND to provide custom regulation level. For the UCC386 and UCC387, connect this pin to VOUT as close to the load as possible.

APPLICATION INFORMATION

Load Independent Current Consumption. This series of LDO's is based on CMOS circuitry and uses a high side P channel pass element. Consequently, the current consumed by the LDO is extremely low at 10µA under normal operating conditions and does not vary with load. The shutdown mode (OFFB = GND) consumes only 2µA, making this series an excellent choice for battery applications.

Reverse Voltage Standoff. These LDO's are designed to operate with the voltage at the output greater than the voltage at the input. This can be an advantage where a circuit needs to be powered from two separate power sources that must be kept isolated, such as selecting between one of two or more batteries.

Overcurrent Protection. The UCC386/7/8 uses a fixed, absolute, current limit in conjunction with a timed overcurrent function that significantly reduces power dissipation in the event of a shorted load (see Figure 1). In this diagram, a 100mA load is applied to the output of the LDO. At some point, a fault is applied. When the current level exceeds the overcurrent threshold of about 300 mA, a timer is started. If the current does not fall below the overcurrent threshold before the timer times out, about 5.6ms, the LDO declares an overcurrent condition exists and turns off its output for about 5.6ms. Note that the output current is internally limited to 600mA. After the output has been off for 5.6ms, it is turned on for about 800µs and again limited to 600mA. If the current does not fall below the overcurrent threshold before the 800µs timer expires, the output is again turned off for 5.6ms. This process repeats itself until the fault condition is removed from the output of the LDO. The average current supplied to the faulted load by the LDO is approximately 112mA. This is well below the maximum rated current of 200mA o the LDO. Therefore, for most applications that have adequate thermal dissipation for the LDO to operate at full rated load, the thermal dissipation will also be adequate in a faulted condition.

Thermal Shutdown. The LDO's have a thermal shutdown circuit that will turn the LDO output off before the die temperature reaches damaging levels. When the die cools, the LDO will again function. The thermal shutdown circuit has a turn-off threshold of nominally 140°C, and a turn-on threshold of 115°C. These temperatures insure that the LDO will not be damaged due to excessive power dissipation.

Maximum Load Recovery. The LDO will start a load that has a large capacitance and a DC current component. One of the consequences of the LDO's fault behavior is a maximum output capacitor value and load current that the LDO can restart after an overcurrent condition has been declared. Fig. 2 shows the maximum load that the LDO can re-start from a faulted condition



Figure 1. Current Waveform During a Fault.

APPLICATION INFORMATION (continued)

with a given output filter capacitor. Note that the LDO can start a much higher load than it can restart after a fault. If the LDO is hiccuping into a load that it cannot restart, either momentarily disconnecting the load or a power cycle will allow the LDO to start the load.

Using OFFB. The OFFB pin is used to turn the output of the LDO on or off from some external source. There are two things to note when using this pin. The first is that after taking OFFB high (on), the LDO will require up to about 2ms to start and stabilize. The second item is that OFFB is designed to be driven from an open drain type output. Internally, this pin is pulled high by a weak (100nA) current source, and will normally be at the input supply voltage, so the driving circuitry must be able to withstand the voltage applied to the input of the regulator. Also, depending upon load, if the OFFB pin is driven (overriding the internal pull-up) high with a fast edge signal, there may be a brief pulse on the output, followed by no output, with the regulator coming on and stabilizing about 2ms after the OFFB pin was driven high. This output pulse is never more than the normal output voltage of the regulator and is about 200µs in length.

Output Capacitance and Transient Response. The transient response of the regulator is heavily influenced by the capacitor on the output. In general, larger capacitors produce less voltage variation during load changes, but take longer to stabilize (quit wiggling). Note that no output capacitor is required for a stable output. However, if the load exhibits sharp changes in current requirements, and temporary deviations from the nominal output voltage must be minimized, some output filter capacitor will be needed.



Figure 2. Critical Load Current vs. Output Capacitance

UCC388 Output Voltage Programming. Referring to the applications diagram on the front page of the data sheet, the output voltage is given by:

$$V_O = 1.25\left(\frac{R_{S1}+R_{S2}}{R_{S2}}\right)$$

Note that for the UCC388, the internal resistor R2 is open.

UNITRODE CORPORATION
7 CONTINENTAL BLVD. • MERRIMACK, NH 03054
TEL. (603) 424-2410 • FAX (603) 424-3460

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.