

## FEATURES


- Part identification—
  - UT51C1616 (5V 1K Ref)
  - UT51L1616 (3.3V 1K Ref)
- Extended Data Out operation
- RAS# access time: 60, 70, 80
- 2 CAS# Byte/Word Read/Write operation
- CAS# - before – RAS# refresh capability
- RAS – only and Hidden refresh capability
- Early write or output enable controlled write
- Package :
  - Available in 42pin 400mil SOJ packages
- Single +5V±10% power supply
  - UT51C1616
- Single +3.3V±10% power supply
  - UT51L1616
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- 1K refresh cycles /16ms

| Speed            | -60   | -70   | -80   |
|------------------|-------|-------|-------|
| t <sub>RC</sub>  | 105ns | 125ns | 145ns |
| t <sub>RAC</sub> | 60ns  | 70ns  | 80ns  |
| t <sub>CAA</sub> | 30ns  | 35ns  | 35ns  |
| t <sub>PC</sub>  | 25ns  | 30ns  | 35ns  |
| t <sub>CAC</sub> | 17ns  | 20ns  | 20ns  |
| t <sub>CAS</sub> | 12ns  | 15ns  | 20ns  |


## GENERAL DESCRIPTION

The UT51C1616/UT51L1616 is high speed 5 Volt/3.3 Volt EDO DRAMs organized as 1M bit X 16 I/O and fabricated with the CMOS process. The UT51C1616/UT51L1616 offers a combination of unique features including: EDO Page Mode operation for higher bandwidth with Page Mode cycle time as short as 25ns. All inputs are TTL/LVTTTL compatible. Input and output capacitance is significantly lowered to increase performance and minimize loading. These features make the UT51C1616/UT51L1616 suited for wide variety of high performance computer systems and peripheral applications

## BLOCK DIAGRAM



## PIN ASSIGNMENT



## PIN DESCRIPTION

|          |                                          |
|----------|------------------------------------------|
| A0-A9    | Address Inputs                           |
| RAS#     | Row Address Strobe                       |
| UCAS#    | Column Address Strobe/Upper Byte Control |
| LCAS#    | Column Address Strobe/Lower Byte Control |
| WE#      | Write enable                             |
| OE#      | Output enable                            |
| DQ0-DQ15 | Data Input, Data Output                  |
| Vdd      | Power Supply                             |
| Vss      | 0V Supply                                |
| NC       | No Connect                               |

## ELECTRICAL CHARACTERISTIC

### Absolute Maximum Ratings

| Parameter                          | Symbol | Value       | Unit | Notes |
|------------------------------------|--------|-------------|------|-------|
| Voltage on any pin relative to Vss | $V_T$  | -1.0 to +7V | V    |       |
| Supply voltage relative to Vss     | Vdd    | -1.0 to +7V | V    |       |
| Short circuit output current       | Iout   | 50          | mA   |       |
| Power dissipation                  | $P_T$  | 1.0         | W    |       |
| Operating temperature              | Topr   | 0 to +70    | °C   |       |
| Storage temperature                | Tstg   | -55 to +125 | °C   |       |

Notes: Permanent device damage may occur if absolute maximum ratings are exceed.

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

| Parameter          | Symbol   | 3.3V |        |      | 5V   |        |      | Notes |
|--------------------|----------|------|--------|------|------|--------|------|-------|
|                    |          | Min  | Max    | Unit | Min  | Max    | Unit |       |
| Supply voltage     | Vdd      | 3.0  | 3.6    | V    | 4.5  | 5.5    | V    | 1     |
|                    | Vss      | 0    | 0      | V    | 0    | 0      | V    |       |
| Input high voltage | $V_{IH}$ | 2.1  | Vdd+1V | V    | 2.4  | Vdd+1V | V    | 1,2   |
| Input low voltage  | $V_{IL}$ | -0.3 | 0.8    | V    | -0.3 | 0.8    | V    | 1,3   |

Notes: 1. All Voltage referred to Vss

### Capacitance(TA = 25°C, 5V device : 5V ± 10%, 3.3V device : 3.3V ± 0.3V, f=1MHz)

|                                                  | Symbol | Typ | Max | Unit |
|--------------------------------------------------|--------|-----|-----|------|
| Input capacitance(A0-A9)                         | Cin1   | 3   | 4   | pF   |
| Input Capacitance (RAS#, UCAS#, LCAS#, WE#, OE#) | Cin2   | 4   | 6   | pF   |
| Output capacitance(DQ0-DQ15)                     | Cdq    | 5   | 7   | pF   |

**DC Characteristics** (Ta = 0 to 70°C, 5V device : Vdd=5.0V ± 0.5V, Vss = 0 V)

**DC Characteristics** (Ta = 0 to 70°C, 3.3V device : Vdd=3.3V ± 0.3V, Vss = 0 V)

| Symbol | Parameter                        | Speed<br>(t <sub>RAC</sub> ) | UT51C1616 |       | UT51L1616 |       | unit | Test condition                                               |
|--------|----------------------------------|------------------------------|-----------|-------|-----------|-------|------|--------------------------------------------------------------|
|        |                                  |                              | Min       | Max   | Min       | Max   |      |                                                              |
| IDD1   | Operating current,<br>Vdd supply | -60                          |           | 90    |           | 80    | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)                     |
|        |                                  | -70                          |           | 80    |           | 70    |      |                                                              |
|        |                                  | -80                          |           | 70    |           | 70    |      |                                                              |
| IDD2   | Standby current (TTL<br>input)   |                              |           | 3     |           | 2     | mA   | RAS# = UCAS# =<br>LCAS# = V <sub>IH</sub>                    |
| IDD3   | RAS-only refresh<br>current      | -60                          |           | 90    |           | 80    | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)                     |
|        |                                  | -70                          |           | 80    |           | 70    |      |                                                              |
|        |                                  | -80                          |           | 70    |           | 70    |      |                                                              |
| IDD4   | EDO page mode<br>current         | -60                          |           | 180   |           | 160   | mA   | t <sub>PC</sub> = t <sub>PC</sub> (min.)                     |
|        |                                  | -70                          |           | 170   |           | 150   |      |                                                              |
|        |                                  | -80                          |           | 160   |           | 150   |      |                                                              |
| IDD5   | CBR refresh current              | -60                          |           | 90    |           |       | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)                     |
|        |                                  | -70                          |           | 80    |           |       |      |                                                              |
|        |                                  | -80                          |           | 70    |           |       |      |                                                              |
| IDD6   | Standby current<br>(CMOS input)  |                              |           | 2     |           | 2     | mA   | RAS# ≥ VDD-0.2V<br>CAS# ≥ VDD-0.2V<br>All other inputs ≥ VSS |
| VDD    | Power Supply                     |                              | 4.5       | 5.5   | 3.0       | 3.6   | V    |                                                              |
| ILI    | Input Leakage<br>Current         |                              | -10       | 10    | -10       | 10    | uA   | VSS ≤ Vin ≤ Vdd                                              |
| ILO    | Output Leakage<br>Current        |                              | -10       | 10    | -10       | 10    | uA   | VSS ≤ Vout ≤ Vdd<br>RAS# = CAS# = V <sub>IH</sub>            |
| VIL    | Input Low Voltage                |                              | -0.3      | 0.8   | -0.3      | 0.8   | V    |                                                              |
| VIH    | Input High Voltage               |                              | 2.4       | Vdd+1 | 2.1       | Vdd+1 | V    |                                                              |
| VOL    | Output Low Voltage               |                              |           | 0.4   |           | 0.4   | V    | I <sub>ol</sub> = 2mA                                        |
| VOH    | Output High Voltage              |                              | 2.4       |       | 2.2       |       | V    | I <sub>oh</sub> = 2mA                                        |

Notes: IDD1, IDD3, IDD4, IDD5 are dependent on output loading and cycle rates. Specified values are obtained with the output open. IDD is specified as an average current. In IDD1, IDD3, and IDD5 address can be changed maximum once while RAS#=V<sub>il</sub>. In IDD4, address can be changed maximum once within one EDO page cycle time, t<sub>PC</sub>.

**AC Characteristics** (Ta = 0 to 70°C, Vdd = 5V ± 10%, Vss = 0 V)

Test condition: 5V device Vdd = 5.0V±10%, Vih/Vil=3V/0V, Voh/Vol=2.0V/0.8V)

Test condition: 3.3V device Vdd = 3.3V±0.3V, Vih/Vil=2.4V/0.4V, Voh/Vol=2.0V/0.8V)

|    | Symbol           | Parameter                                | 60   |     | 70   |     | 80   |     | unit |         |
|----|------------------|------------------------------------------|------|-----|------|-----|------|-----|------|---------|
|    |                  |                                          | Min. | Max | Min. | Max | Min. | Max |      |         |
| 1  | t <sub>RAS</sub> | RAS# Pulse Width                         | 60   | 10K | 70   | 10K | 80   | 10K | ns   |         |
| 2  | t <sub>RC</sub>  | Read or Write Cycle Time                 | 105  |     | 125  |     | 145  |     | ns   |         |
| 3  | t <sub>RP</sub>  | RAS# Precharge Time                      | 40   |     | 50   |     | 60   |     | ns   |         |
| 4  | t <sub>CSH</sub> | CAS# Hold Time                           | 55   |     | 60   |     | 70   |     | ns   |         |
| 5  | t <sub>CAS</sub> | CAS# Pulse Width                         | 12   |     | 15   |     | 20   |     | ns   |         |
| 6  | t <sub>RCD</sub> | RAS# to CAS# Delay                       | 20   | 43  | 20   | 50  | 20   | 60  | ns   |         |
| 7  | t <sub>RCS</sub> | Read Command Setup Time                  | 0    |     | 0    |     | 0    |     | ns   | *1      |
| 8  | t <sub>ASR</sub> | Row Address Setup Time                   | 0    |     | 0    |     | 0    |     | Ns   |         |
| 9  | t <sub>RAH</sub> | Row Address hold Time                    | 10   |     | 10   |     | 10   |     | ns   |         |
| 10 | t <sub>ASC</sub> | Column Address Setup Time                | 0    |     | 0    |     | 0    |     | ns   |         |
| 11 | t <sub>CAH</sub> | Column Address Hold Time                 | 10   |     | 10   |     | 10   |     | ns   |         |
| 12 | t <sub>RSH</sub> | RAS# to CAS# Hold Time                   | 17   |     | 20   |     | 20   |     | ns   |         |
| 13 | t <sub>CRP</sub> | CAS# to RAS# Precharge Time              | 5    |     | 5    |     | 5    |     | ns   |         |
| 14 | t <sub>RCH</sub> | Read Command Hold Time<br>Reference CAS# | 0    |     | 0    |     | 0    |     | ns   | *2      |
| 15 | t <sub>RRH</sub> | Read Command Hold Time<br>Reference RAS# | 0    |     | 0    |     | 0    |     | ns   | *2      |
| 16 | t <sub>ROH</sub> | RAS# Hold Time Referenced to<br>OE#      | 10   |     | 15   |     | 15   |     | ns   |         |
| 17 | t <sub>OAC</sub> | Access Time from OE#                     |      | 17  |      | 20  |      | 20  | ns   | *9      |
| 18 | t <sub>CAC</sub> | Access Time from CAS#                    |      | 17  |      | 20  |      | 20  | ns   | *3,4,11 |
| 19 | t <sub>RAC</sub> | Access Time from RAS#                    |      | 60  |      | 70  |      | 80  | ns   | *3,5,6  |
| 20 | t <sub>CAA</sub> | Access Time From Column<br>Address       |      | 30  |      | 35  |      | 35  | ns   | *3,4,7  |
| 21 | t <sub>LZ</sub>  | OE# or CAS# to Low-Z Output              | 0    |     | 0    |     | 0    |     | ns   | *13     |
| 22 | t <sub>HZ</sub>  | OE# or CAS# to High-Z Output             | 0    | 10  | 0    | 15  | 0    | 15  | ns   | *13     |
| 23 | t <sub>AR</sub>  | Column Address Hold Time<br>from RAS#    | 45   |     | 50   |     | 60   |     | ns   |         |
| 24 | t <sub>RAD</sub> | RAS# to Column Address Delay<br>Time     | 15   | 30  | 15   | 35  | 15   | 40  | ns   | *8      |
| 25 | t <sub>T</sub>   | Transition Time                          | 2    | 50  | 2    | 50  | 2    | 50  | ns   | *12     |
| 26 | t <sub>CWL</sub> | Write Command to CAS# Lead<br>Time       | 10   |     | 15   |     | 20   |     | ns   |         |
| 27 | t <sub>WCS</sub> | Write Command Setup Time                 | 0    |     | 0    |     | 0    |     | ns   | *9,10   |
| 28 | t <sub>WCH</sub> | Write Command Hold time                  | 10   |     | 15   |     | 15   |     | ns   |         |

**AC Characteristics (Ta = 0 to 70°C)**

|    | Symbol           | Parameter                                     | 60   |     | 70   |     | 80   |     | unit |     |
|----|------------------|-----------------------------------------------|------|-----|------|-----|------|-----|------|-----|
|    |                  |                                               | Min. | Max | Min. | Max | Min. | Max |      |     |
| 29 | t <sub>WP</sub>  | Write Pulse Width                             | 10   |     | 15   |     | 15   |     | ns   |     |
| 30 | t <sub>WCR</sub> | Write Command Hold Time from RAS#             | 45   |     | 50   |     | 60   |     | ns   |     |
| 31 | t <sub>RWL</sub> | Write Command to RAS# Lead Time               | 15   |     | 20   |     | 20   |     | ns   |     |
| 32 | t <sub>DS</sub>  | Data in Setup Time                            | 0    |     | 0    |     | 0    |     | ns   | *11 |
| 33 | t <sub>DH</sub>  | Data in Hold Time                             | 10   |     | 15   |     | 15   |     | ns   | *11 |
| 34 | t <sub>WOH</sub> | Write to OE# Hold time                        | 10   |     | 15   |     | 15   |     | ns   | *11 |
| 35 | t <sub>OED</sub> | OE# to Data Delay Time                        | 15   |     | 20   |     | 20   |     | ns   | *11 |
| 36 | t <sub>RWC</sub> | Read-Modify-Write Cycle Time                  | 140  |     | 170  |     | 190  |     | Ns   |     |
| 37 | t <sub>RRW</sub> | Read-Modify-Write Cycle Time RAS# Pulse Width | 95   |     | 115  |     | 135  |     | ns   |     |
| 38 | t <sub>CWD</sub> | CAS# to WE# Delay in Read-Modify-Write Cycle  | 35   |     | 40   |     | 40   |     | ns   | *9  |
| 39 | t <sub>RWD</sub> | RAS# to WE# Delay in Read-Modify-Write Cycle  | 80   |     | 95   |     | 105  |     | ns   | *9  |
| 40 | t <sub>CRW</sub> | CAS# pulse Width in RMW                       | 65   |     | 75   |     | 85   |     | ns   |     |
| 41 | t <sub>AWD</sub> | Column Address to WE# Delay Time              | 60   |     | 65   |     | 70   |     | ns   | *9  |
| 42 | t <sub>PC</sub>  | EDO Page Mode Read or Write Cycle Time        | 25   |     | 30   |     | 35   |     | ns   |     |
| 43 | t <sub>CP</sub>  | CAS# Precharge Time                           | 10   |     | 10   |     | 10   |     | ns   |     |
| 44 | t <sub>CAR</sub> | Column Address to RAS# Setup Time             | 30   |     | 35   |     | 35   |     | ns   |     |
| 45 | t <sub>CPA</sub> | Access Time from Column Precharge             |      | 35  |      | 40  |      | 40  | ns   | *4  |
| 46 | t <sub>DHR</sub> | Data in Hold Time Referenced to RAS#          | 45   |     | 50   |     | 60   |     | ns   |     |
| 47 | t <sub>CSR</sub> | CAS# Setup Time in CBR Refresh                | 5    |     | 10   |     | 10   |     | ns   |     |
| 48 | t <sub>RPC</sub> | RAS# to CAS# Precharge Time                   | 5    |     | 5    |     | 5    |     | ns   |     |
| 49 | t <sub>CHR</sub> | CAS# Hold Time in CBR Refresh                 | 10   |     | 10   |     | 10   |     | ns   |     |
| 50 | t <sub>PCM</sub> | EDO Page Mode Cycle Time in RMW               | 55   |     | 70   |     | 80   |     | ns   |     |
| 51 | t <sub>COH</sub> | Output Hold After CAS# Low                    | 3    |     | 3    |     | 3    |     | ns   |     |
| 52 | t <sub>OES</sub> | OE# Low to CAS# High Setup Time               | 5    |     | 5    |     | 5    |     | ns   |     |
| 53 | t <sub>OEH</sub> | OE# Hold Time from WE# in RMW Cycle           | 12   |     | 12   |     | 12   |     | ns   |     |
| 54 | t <sub>OEP</sub> | OE# Pulse Width                               | 10   |     | 10   |     | 10   |     | ns   |     |
| 55 | t <sub>REF</sub> | Refresh Interval (512 Cycles)                 |      | 16  |      | 16  |      | 16  | ms   | *14 |

Notes:

1.  $t_{RCD}$  (Max.) is specified for reference only. Operation within  $t_{RCD}$  (Max.) limits insures that  $t_{RAC}$  (Max.) and  $t_{CAA}$  (Max.) can be met. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.), the access time is controlled by  $t_{CAA}$  and  $t_{CAC}$ .
2. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for Read Cycle to occur.
3. Measured with a load equivalent to one TTL input and 50pF.
4. Access time is determined by the longest of  $t_{CAA}$ ,  $t_{CAC}$  and  $t_{CAP}$ .
5. Assumes that  $t_{RAD} \leq t_{RAD} \text{ (Max.)}$ . If  $t_{RCD}$  is greater than  $t_{RCD} \text{ (Max.)}$ ,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD} \text{ (Max.)}$ .
6. Assumes that  $t_{RCD} \leq t_{RCD} \text{ (Max.)}$ . If  $t_{RCD}$  is greater than  $t_{RCD} \text{ (Max.)}$ ,  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds  $t_{RAD} \text{ (Max.)}$ .
7. Assumes that  $t_{RAD} \geq t_{RAD} \text{ (Max.)}$ .
8. Operation within the  $t_{RAD} \text{ (Max.)}$  limits ensures that  $t_{RA}$  can be met.  $t_{RAD} \text{ (Max.)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD} \text{ (Max.)}$ , the access time is controlled by  $t_{CAA}$  and  $t_{CAC}$ .
9.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are not restrictive operating parameters.
10.  $t_{WCS} \text{ (min.)}$  must be satisfied in an Early Write Cycle.
11.  $t_{DS}$  and  $t_{DH}$  are referenced to the latter occurrence of CAS# or WE#.
12.  $t_T$  is measured between  $V_{IH} \text{ (min.)}$  and  $V_{IL} \text{ (max.)}$ . AC-measurements assume  $t_T = 3Ns$ .
13. Assumes a tri-state test load (5pF and a 500Ohm Thevenin equivalent).
14. An initial pause of 200us is required after power-up followed by any 8 CBR or ROR cycles before device operation is achieved.



### Truth Table

| Function                           | RAS#  | LCAS# | UCAS# | WE# | OE# | ADDRESS | DQ0-7        | DQ8-15 |      |
|------------------------------------|-------|-------|-------|-----|-----|---------|--------------|--------|------|
| Standby                            | H     | H     | H     | X   | X   | X       | High-Z       | High-Z |      |
| Read: Word                         | L     | L     | L     | H   | L   | ROW/COL | DQ-OUT       |        |      |
| Read: Lower Byte                   | L     | L     | H     | H   | L   | ROW/COL | DQ-OUT       | High-Z |      |
| Read: Upper Byte                   | L     | H     | L     | H   | L   | ROW/COL | High-Z       | DQ-OUT |      |
| Write: Word<br>(Early-Write)       | L     | L     | L     | L   | X   | ROW/COL | DQ-IN        |        |      |
| Write: Lower Byte<br>(Early-Write) | L     | L     | H     | L   | X   | ROW/COL | DQ-IN        | High-Z |      |
| Write: Upper Byte<br>(Early-Write) | L     | H     | L     | L   | X   | ROW/COL | High-Z       | DQ-IN  |      |
| Read-Write                         | L     | L     | L     | H→L | L→H | ROW/COL | DQ-OUT,DQ-IN |        | *1,2 |
| EDO Page-Mode<br>Read              | L     | H→L   | H→L   | H   | L   | COL     | DQ-OUT       |        | *2   |
| EDO Page-Mode<br>Write             | L     | H→L   | H→L   | L   | X   | COL     | DQ-IN        |        | *2   |
| EDO Page –Mode<br>Read-Write       | L     | H→L   | H→L   | H→L | L→H | COL     | DQ-OUT,DQ-IN |        | *1,2 |
| Hidden Refresh<br>Read             | L→H→L | L     | L     | H   | L   | ROW/COL | DQ-OUT       |        | *2   |
| Ras#-Only<br>Refresh               | L     | H     | H     | X   | X   | ROW     | High-Z       |        |      |
| CBR Refresh                        | H→L   | L     | L     | X   | X   | X       | High-Z       |        |      |


Notes:


1. Byte Write cycles LCAS# or UCAS# active.
2. Byte Read cycles LCAS# or UCAS# active.


## TIMING DIAGRAM

*UTRON EDO Mode, X16 (2CAS) Device Timing Diagram*

— Waveforms of Read Cycle








**UTRON EDO Mode, X16 (2 $\overline{CAS}$ ) Device Timing Diagram**

### — Waveforms of Read-Modify-Write Cycle






1M WORD X 16 BIT EDO DRAM


---

— EDO Page Mode Read Cycle




**UTRON EDO Mode, X16 (2CAS) Device Timing Diagram**

— EDO Page Mode Write Cycle



**UTRON EDO Mode, X16 (2 $\overline{CAS}$ ) Device Timing Diagram**


— EDO Page Mode Read-Write Cycle







**UTRON EDO Mode, X16 (2CAS) Device Timing Diagram**

— Waveforms of RAS-Only Refresh Cycle




Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care





**UTRON EDO Mode, X16 (2CAS) Device Timing Diagram**

— Waveforms of CAS-before-RAS  
Refresh Cycle




Note: WE, OE = A<sub>0</sub> - A<sub>8</sub> = Don't care

Don't Care Undefined


**UTRON EDO Mode, X16 ( $2\overline{CAS}$ ) Device Timing Diagram**

— Waveforms of Hidden Refresh Cycle (Read)




**UTRON EDO Mode, X16 (2CAS) Device Timing Diagram**

— Waveforms of Hidden Refresh Cycle (Write)




### UTRON EDO Mode, X16 (2CAS) Device Timing Diagram

— Waveforms of EDO-Page-Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write)




## PACKAGE OUTLINE DIMENSION

42 pin 400mil SOJ Package Outline Dimension



| SYMBOL   | DIMENSIONS IN MILLIMETERS |       |       | DIMENSIONS IN INCHES |       |       |
|----------|---------------------------|-------|-------|----------------------|-------|-------|
|          | MIN                       | NOM   | MAX   | MIN                  | NOM   | MAX   |
| A        | 3.25                      | 3.51  | 3.76  | 0.128                | 0.138 | 0.148 |
| A1       | 2.08                      | —     | —     | 0.082                | —     | —     |
| A2       | 2.67                      | 2.80  | 2.92  | 0.105                | 0.110 | 0.115 |
| A3       | 0.64                      | —     | —     | 0.025                | —     | —     |
| B        | 0.38                      | 0.46  | 0.51  | 0.015                | 0.018 | 0.020 |
| B1       | 0.66                      | 0.71  | 0.81  | 0.026                | 0.028 | 0.032 |
| C        | 0.18                      | 0.20  | 0.33  | 0.007                | 0.008 | 0.013 |
| D        | 27.18                     | 27.30 | 27.43 | 1.070                | 1.075 | 1.080 |
| E        | 11.05                     | 11.17 | 11.30 | 0.435                | 0.440 | 0.445 |
| E1       | 10.03                     | 10.16 | 10.29 | 0.395                | 0.400 | 0.405 |
| E2       | —                         | 9.40  | —     | —                    | 0.370 | —     |
| e        | —                         | 1.27  | —     | —                    | 0.050 | —     |
| y        | —                         | —     | 0.10  | —                    | —     | 0.004 |
| $\theta$ | 0°                        | —     | 10°   | 0°                   | —     | 10°   |
| S        | —                         | 0.89  | —     | —                    | 0.035 | —     |

- Note: 1.CONTROLLING DIMENSION : INCH  
 2.LEAD FRAME MATERIAL : ALLOY 42 1/2 HARD.  
 3.END FLASH SHALL NOT EXCEED 0.006" ON EACH END PACKAGE.  
 4.PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH.  
 5.BOTTOM E-PIN INDENTS ARE MARKED AS BELOW:



X: A ~ M  
Y: 1 ~ 8

## ORDERING INFORMATION

| PART NO.       | ACCESS TIME<br>(ns) | PACKAGE   |
|----------------|---------------------|-----------|
| UT51C1616JC-60 | 60                  | 42PIN SOJ |
| UT51C1616JC-70 | 70                  | 42PIN SOJ |
| UT51C1616JC-80 | 80                  | 42PIN SOJ |
| UT51L1616JC-60 | 60                  | 42PIN SOJ |
| UT51L1616JC-70 | 70                  | 42PIN SOJ |
| UT51L1616JC-80 | 80                  | 42PIN SOJ |

## COPYRIGHT NOTICE

### Disclaimer

The information contained herein has been carefully prepared by Utron to present as a guidance to the application of Utron's products. Utron has done its best to make this specification correct. However, Utron does not make any warrant, expressly or impliedly, to user free from defects or patent non-infringing of the technologies described in this specification whatever typographical errors, circuit errors, logic errors, design errors . . . ect. which may exist and unaware of by Utron. User shall bear the risk itself and Utron shall not assume any responsibility or liability of any kind of damages arising therefrom.

### Copyright

The specification is copyrighted by Utron Technology Inc. and subject to any applicable trademark law protection. You are not allowed to reproduce, transmit, transcribe, store in any retrieval system, or translate into any other language, in any form, by any means such as the following but not limit to electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this specification without having a written permission from Utron Technology Inc.