



Rev. 1.0

UTRON

UT61L25616  
256K X 16 BIT HIGH SPEED CMOS SRAM

## REVISION HISTORY

| REVISION             | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                 | Date        |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| Preliminary Rev. 0.1 | Original.                                                                                                                                                                                                                                                                                                                                                                                                                                   | Sep.04,2002 |
| Preliminary Rev. 0.2 | 1. Revised Pin number                                                                                                                                                                                                                                                                                                                                                                                                                       | Oct.28,2002 |
| Rev. 1.0             | 1. Revised Standby current : 10/2mA(max)→0.5mA(typ.)<br>2. Delete $I_{CC1}$ , $I_{CC2}$<br>3. Revised $I_{SB}$ : 30mA→3mA, $I_{SB1}$ :10mA→2mA,<br>4. Add $I_{SB}$ & $I_{SB1}$ (typ.) : 1mA & 2mA<br>5. Add Overshoot : $V_{IH} \leq +6.0V$ for $t \leq t_{RC} / 2$ .<br>Undershoot : $V_{IL} \leq -2.0V$ for $t \leq t_{RC} / 2$ .<br>6. Revised Data retention $I_{DR}$ (max) : 3mA→1mA<br>7. Add order information for lead free product | May 20,2003 |



Rev. 1.0

# UTRON

# UT61L25616

## 256K X 16 BIT HIGH SPEED CMOS SRAM

## FEATURES

- Fast access time : 10/12/15ns
- CMOS Low operating power  
Operating current :  
260/240/220 mA (I<sub>cc</sub> max.)  
Standby current : 0.5 mA (typ.)
- Single 3.0V~3.6V power supply
- Operating temperature :  
Commercial : 0 ~70
- All TTL compatible inputs and outputs
- Fully static operation
- Three state outputs
- Data retention voltage : 2V (min.)
- Data byte control :  $\overline{LB}$  (I/O1~I/O8)  
 $\overline{UB}$  (I/O9~I/O16)
- Package : 44-pin 400mil TSOP-II


## GENERAL DESCRIPTION

The UT61L25616 is a 4,194,304-bit high speed CMOS static random access memory organized as 262,144 words by 16 bits. It is fabricated using high performance and high reliability CMOS technology.

The UT61L25616 operates from a single 3.0V ~ 3.6V power supply and all inputs and outputs are fully TTL compatible.

It is designed to allow lower and upper byte access by data byte control ( $\overline{LB}$ 、 $\overline{UB}$ ).

## FUNCTIONAL BLOCK DIAGRAM






Rev. 1.0

UTRON

UT61L25616

256K X 16 BIT HIGH SPEED CMOS SRAM

## PIN CONFIGURATION



TSOP II

## PIN DESCRIPTION

| SYMBOL          | DESCRIPTION         |
|-----------------|---------------------|
| A0 - A17        | Address Inputs      |
| I/O1 - I/O16    | Data Inputs/Outputs |
| $\overline{CE}$ | Chip Enable Input   |
| $\overline{WE}$ | Write Enable Input  |
| $\overline{OE}$ | Output Enable Input |
| $\overline{LB}$ | Lower-Byte Control  |
| $\overline{UB}$ | Upper-Byte Control  |
| V <sub>CC</sub> | Power Supply        |
| V <sub>SS</sub> | Ground              |
| NC              | No Connection       |

## TRUTH TABLE

| MODE           | $\overline{CE}$ | $\overline{OE}$ | $\overline{WE}$ | $\overline{LB}$ | $\overline{UB}$ | I/O OPERATION    |                  | SUPPLY CURRENT    |
|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------------------|
|                |                 |                 |                 |                 |                 | I/O1-I/O8        | I/O9-I/O16       |                   |
| Standby        | H               | X               | X               | X               | X               | High - Z         | High - Z         | $I_{SB}, I_{SB1}$ |
|                | X               | X               | X               | H               | H               | High - Z         | High - Z         |                   |
| Output Disable | L               | H               | H               | L               | X               | High - Z         | High - Z         | $I_{CC}$          |
|                | L               | H               | H               | X               | L               | High - Z         | High - Z         |                   |
| Read           | L               | L               | H               | L               | H               | D <sub>OUT</sub> | High - Z         | $I_{CC}$          |
|                | L               | L               | H               | H               | L               | High - Z         | D <sub>OUT</sub> |                   |
|                | L               | L               | H               | L               | L               | D <sub>OUT</sub> | D <sub>OUT</sub> |                   |
| Write          | L               | X               | L               | L               | H               | D <sub>IN</sub>  | High - Z         | $I_{CC}$          |
|                | L               | X               | L               | H               | L               | High - Z         | D <sub>IN</sub>  |                   |
|                | L               | X               | L               | L               | L               | D <sub>IN</sub>  | D <sub>IN</sub>  |                   |

Note: H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.



Rev. 1.0

UTRON

# UT61L25616

## 256K X 16 BIT HIGH SPEED CMOS SRAM

**ABSOLUTE MAXIMUM RATINGS\***

| PARAMETER                                 | SYMBOL       | RATING      | UNIT |
|-------------------------------------------|--------------|-------------|------|
| Terminal Voltage with Respect to $V_{SS}$ | $V_{TERM}$   | -0.5 to 4.6 | V    |
| Operating Temperature                     | $T_A$        | 0 to 70     |      |
| Storage Temperature                       | $T_{STG}$    | -65 to 150  |      |
| Power Dissipation                         | $P_D$        | 1           | W    |
| DC Output Current                         | $I_{OUT}$    | 50          | mA   |
| Soldering Temperature (under 10 secs)     | $T_{solder}$ | 260         |      |

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

**DC ELECTRICAL CHARACTERISTICS** ( $T_A = 0$  to  $70$  )

| PARAMETER                      | SYMBOL        | TEST CONDITION                                                    | MIN. | TYP. | MAX.         | UNIT    |
|--------------------------------|---------------|-------------------------------------------------------------------|------|------|--------------|---------|
| Power Voltage                  | $V_{CC}$      |                                                                   | 3.0  | 3.3  | 3.6          | V       |
| Input High Voltage             | $V_{IH}^{*1}$ |                                                                   | 2.0  | -    | $V_{CC}+0.3$ | V       |
| Input Low Voltage              | $V_{IL}^{*2}$ |                                                                   | -0.3 | -    | 0.8          | V       |
| Input Leakage Current          | $I_{LI}$      | $V_{SS}$ $V_{IN}$ $V_{CC}$                                        | -1   | -    | 1            | $\mu A$ |
| Output Leakage Current         | $I_{LO}$      | $V_{SS}$ $V_{I/O}$ $V_{CC}$ ; Output Disabled                     | -1   | -    | 1            | $\mu A$ |
| Output High Voltage            | $V_{OH}$      | $I_{OH} = -4mA$                                                   | 2.4  | -    | -            | V       |
| Output Low Voltage             | $V_{OL}$      | $I_{OL} = 8mA$                                                    | -    | -    | 0.4          | V       |
| Operating Power Supply Current | $I_{CC}$      | Cycle time=min, 100%duty,<br>$I/O=0mA$ , $\overline{CE}=V_{IL}$   | -10  | -    | 260          | mA      |
|                                |               |                                                                   | -12  | -    | 240          | mA      |
|                                |               |                                                                   | -15  | -    | 220          | mA      |
| Standby Current (TTL)          | $I_{SB}$      | $\overline{CE}=V_{IH}$ , other pins $=V_{IL}$ or $V_{IH}$         | -    | 1    | 3            | mA      |
| Standby Current (CMOS)         | $I_{SB1}$     | $\overline{CE}=V_{CC}-0.2V$ , other pins at 0.2V or $V_{CC}-0.2V$ | -    | 0.5  | 2            | mA      |

Notes:

1. Overshoot :  $V_{CC}+3.0v$  for pulse width less than 8ns.
2. Undershoot :  $V_{SS}-3.0v$  for pulse width less than 8ns.
3. Overshoot and Undershoot are sampled, not 100% tested.



UTRON

Rev. 1.0

UT61L25616

256K X 16 BIT HIGH SPEED CMOS SRAM

## CAPACITANCE (TA=25 , f=1.0MHz)

| PARAMETER                | SYMBOL           | MIN. | MAX | UNIT |
|--------------------------|------------------|------|-----|------|
| Input Capacitance        | C <sub>IN</sub>  | -    | 6   | pF   |
| Input/Output Capacitance | C <sub>I/O</sub> | -    | 8   | pF   |

Note : These parameters are guaranteed by device characterization, but not production tested.

## AC TEST CONDITIONS

|                                          |                                                                      |
|------------------------------------------|----------------------------------------------------------------------|
| Input Pulse Levels                       | 0V to 3.0V                                                           |
| Input Rise and Fall Times                | 3ns                                                                  |
| Input and Output Timing Reference Levels | 1.5V                                                                 |
| Output Load                              | C <sub>L</sub> = 30pF, I <sub>OH</sub> /I <sub>OL</sub> = -4mA / 8mA |

## AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0 to 70 )

### (1) READ CYCLE

| PARAMETER                                                        | SYMBOL            | UT61L25616-10 |      | UT61L25616-12 |      | UT61L25616-15 |      | UNIT |
|------------------------------------------------------------------|-------------------|---------------|------|---------------|------|---------------|------|------|
|                                                                  |                   | MIN.          | MAX. | MIN.          | MAX. | MIN.          | MAX. |      |
| Read Cycle Time                                                  | t <sub>RC</sub>   | 10            | -    | 12            | -    | 15            | -    | ns   |
| Address Access Time                                              | t <sub>AA</sub>   | -             | 10   | -             | 12   | -             | 15   | ns   |
| Chip Enable Access Time                                          | t <sub>ACE</sub>  | -             | 10   | -             | 12   | -             | 15   | ns   |
| Output Enable Access Time                                        | t <sub>OE</sub>   | -             | 5    | -             | 6    | -             | 7    | ns   |
| Chip Enable to Output in Low Z                                   | t <sub>CLZ*</sub> | 3             | -    | 3             | -    | 3             | -    | ns   |
| Output Enable to Output in Low Z                                 | t <sub>OLZ*</sub> | 0             | -    | 0             | -    | 0             | -    | ns   |
| Chip Disable to Output in High Z                                 | t <sub>CHZ*</sub> | -             | 5    | -             | 6    | -             | 7    | ns   |
| Output Disable to Output in High Z                               | t <sub>OHZ*</sub> | -             | 5    | -             | 6    | -             | 7    | ns   |
| Output Hold from Address Change                                  | t <sub>OH</sub>   | 3             | -    | 3             | -    | 3             | -    | ns   |
| $\overline{\text{LB}}$ , $\overline{\text{UB}}$ Access Time      | t <sub>BA</sub>   | -             | 5    | -             | 6    | -             | 7    | ns   |
| $\overline{\text{LB}}$ , $\overline{\text{UB}}$ to High-Z Output | t <sub>BHZ*</sub> | -             | 5    | -             | 6    | -             | 7    | ns   |
| $\overline{\text{LB}}$ , $\overline{\text{UB}}$ to Low-Z Output  | t <sub>BLZ*</sub> | 0             | -    | 0             | -    | 0             | -    | ns   |

### (2) WRITE CYCLE

| PARAMETER                                                             | SYMBOL            | UT61L25616-10 |      | UT61L25616-12 |      | UT61L25616-15 |      | UNIT |
|-----------------------------------------------------------------------|-------------------|---------------|------|---------------|------|---------------|------|------|
|                                                                       |                   | MIN.          | MAX. | MIN.          | MAX. | MIN.          | MAX. |      |
| Write Cycle Time                                                      | t <sub>WC</sub>   | 10            | -    | 12            | -    | 15            | -    | ns   |
| Address Valid to End of Write                                         | t <sub>AW</sub>   | 8             | -    | 9             | -    | 10            | -    | ns   |
| Chip Enable to End of Write                                           | t <sub>CW</sub>   | 8             | -    | 9             | -    | 10            | -    | ns   |
| Address Set-up Time                                                   | t <sub>AS</sub>   | 0             | -    | 0             | -    | 0             | -    | ns   |
| Write Pulse Width                                                     | t <sub>WP</sub>   | 8             | -    | 9             | -    | 10            | -    | ns   |
| Write Recovery Time                                                   | t <sub>WR</sub>   | 0             | -    | 0             | -    | 0             | -    | ns   |
| Data to Write Time Overlap                                            | t <sub>DW</sub>   | 6             | -    | 7             | -    | 8             | -    | ns   |
| Data Hold from End of Write Time                                      | t <sub>DH</sub>   | 0             | -    | 0             | -    | 0             | -    | ns   |
| Output Active from End of Write                                       | t <sub>OW*</sub>  | 3             | -    | 3             | -    | 3             | -    | ns   |
| Write to Output in High Z                                             | t <sub>WHZ*</sub> | -             | 5    | -             | 6    | -             | 7    | ns   |
| $\overline{\text{LB}}$ , $\overline{\text{UB}}$ Valid to End of Write | t <sub>BW</sub>   | 8             | -    | 9             | -    | 10            | -    | ns   |

\*These parameters are guaranteed by device characterization, but not production tested.



Rev. 1.0


UTRON

UT61L25616


256K X 16 BIT HIGH SPEED CMOS SRAM

## TIMING WAVEFORMS

### READ CYCLE 1 (Address Controlled) (1,2)



### READ CYCLE 2 ( $\overline{CE}$ and $\overline{OE}$ Controlled) (1,3,4,5)



Notes :

1.  $\overline{WE}$  is high for read cycle.
2. Device is continuously selected  $\overline{OE}$  = low,  $\overline{CE}$  = low,  $\overline{LB}$  or  $\overline{UB}$  = low.
3. Address must be valid prior to or coincident with  $\overline{CE}$  = low,  $\overline{LB}$  or  $\overline{UB}$  = low transition; otherwise  $t_{AA}$  is the limiting parameter.
4.  $t_{CLZ}$ ,  $t_{BLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are specified with  $C_L=5pF$ . Transition is measured  $\pm 500mV$  from steady state.
5. At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{BHZ}$  is less than  $t_{BLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .




Rev. 1.0


UTRON

UT61L25616  
256K X 16 BIT HIGH SPEED CMOS SRAM

**WRITE CYCLE 1 ( $\overline{\text{WE}}$  Controlled) (1,2,3,5,6)**



**WRITE CYCLE 2 ( $\overline{\text{CE}}$  Controlled) (1,2,5,6)**






Rev. 1.0

UTRON

UT61L25616

256K X 16 BIT HIGH SPEED CMOS SRAM

### WRITE CYCLE 3 ( $\overline{LB}$ , $\overline{UB}$ Controlled) (1,2,5,6)



#### Notes :

1.  $\overline{WE}$ ,  $\overline{CE}$ ,  $\overline{LB}$ ,  $\overline{UB}$  must be high during all address transitions.
2. A write occurs during the overlap of a low  $\overline{CE}$ , low  $\overline{WE}$ ,  $\overline{LB}$  or  $\overline{UB}$  = low.
3. During a  $\overline{WE}$  controlled write cycle with  $\overline{OE}$  low,  $t_{WP}$  must be greater than  $t_{WHZ} + t_{DW}$  to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CE}$ ,  $\overline{LB}$ ,  $\overline{UB}$  low transition occurs simultaneously with or after  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
6.  $t_{OW}$  and  $t_{WHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.



Rev. 1.0



UTRON

UT61L25616

256K X 16 BIT HIGH SPEED CMOS SRAM

**DATA RETENTION CHARACTERISTICS** ( $T_A = 0$  to  $+70$  )

| PARAMETER                           | SYMBOL    | TEST CONDITION                                 | MIN. | MAX. | UNIT |
|-------------------------------------|-----------|------------------------------------------------|------|------|------|
| Vcc for Data Retention              | $V_{DR}$  | $\overline{CE}$ $V_{CC}-0.2V$ ,                | 2.0  | 3.6  | V    |
| Data Retention Current              | $I_{DR}$  | $V_{CC}=2V$<br>$\overline{CE}$ $V_{CC}-0.2V$ , | -    | 1    | mA   |
| Chip Disable to Data Retention Time | $t_{CDR}$ | See Data Retention Waveforms (below)           | 0    | -    | ms   |
| Recovery Time                       | $t_R$     |                                                | 5    | -    | ms   |

**DATA RETENTION WAVEFORM****Low Vcc Data Retention Waveform (1)** ( $\overline{CE}$  controlled)**Low Vcc Data Retention Waveform (2)** ( $\overline{LB}, \overline{UB}$  controlled)




Rev. 1.0

UTRON

UT61L25616  
256K X 16 BIT HIGH SPEED CMOS SRAM

## PACKAGE OUTLINE DIMENSION

### 44pin 400mil TSOP- Package Outline Dimension



| SYMBOLS | DIMENSIONS IN MILLIMETERS |        |        | DIMENSIONS IN INCHS |        |        |
|---------|---------------------------|--------|--------|---------------------|--------|--------|
|         | MIN                       | NOM    | MAX.   | MIN.                | NOM.   | MAX.   |
| A       | 1.00                      | -      | 1.20   | 0.039               | -      | 0.047  |
| A1      | 0.05                      | -      | 0.15   | 0.002               | -      | 0.006  |
| A2      | 0.95                      | 1.00   | 1.05   | 0.037               | 0.039  | 0.041  |
| b       | 0.30                      | 0.35   | 0.45   | 0.012               | 0.014  | 0.018  |
| c       | 0.12                      | -      | 0.21   | 0.0047              | -      | 0.083  |
| D       | 18.313                    | 18.415 | 18.517 | 0.721               | 0.725  | 0.728  |
| E       | 11.854                    | 11.836 | 11.838 | 0.460               | 0.466  | 0.470  |
| E1      | 10.058                    | 10.180 | 10.282 | 0.398               | 0.400  | 0.404  |
| e       | -                         | 0.800  | -      | -                   | 0.0315 | -      |
| L       | 0.40                      | 0.50   | 0.60   | 0.0157              | 0.020  | 0.0236 |
| 2D      | -                         | 0.805  | -      | -                   | 0.0317 | -      |
| y       | 0.00                      | -      | 0.076  | 0.000               | -      | 0.003  |
| Θ       | 0°                        | -      | 5°     | 0°                  | -      | 5°     |



Rev. 1.0

UTRON

UT61L25616

256K X 16 BIT HIGH SPEED CMOS SRAM

---

## ORDERING INFORMATION

| PART NO.        | ACCESS TIME<br>(ns) | PACKAGE        |
|-----------------|---------------------|----------------|
| UT61L25616MC-10 | 10                  | 44 PIN TSOP-II |
| UT61L25616MC-12 | 12                  | 44 PIN TSOP-II |
| UT61L25616MC-15 | 15                  | 44 PIN TSOP-II |

## ORDERING INFORMATION (for lead free product)

| PART NO.         | ACCESS TIME<br>(ns) | PACKAGE        |
|------------------|---------------------|----------------|
| UT61L25616MCL-10 | 10                  | 44 PIN TSOP-II |
| UT61L25616MCL-12 | 12                  | 44 PIN TSOP-II |
| UT61L25616MCL-15 | 15                  | 44 PIN TSOP-II |



Rev. 1.0

UTRON

UT61L25616

256K X 16 BIT HIGH SPEED CMOS SRAM

---

**THIS PAGE IS LEFT BLANK INTENTIONALLY.**