



Rev. 1.0

UTRON

UT61L12816

128K X 16 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

REVISION	DESCRIPTION	Date
Preliminary Rev. 0.1	Original.	Oct.25,2002
Rev. 1.0	1. Revised Standby current : 10/2mA(max)→0.5mA(typ.) 2. Delete I_{CC1} , I_{CC2} 3. Revised I_{SB} : 30mA→3mA, I_{SB1} :10mA→2mA, 4. Add I_{SB} & I_{SB1} (typ.) : 1mA & 2mA 5. Add Overshoot : $V_{IH} \leq +6.0V$ for $t \leq t_{RC} / 2$. Undershoot : $V_{IL} \leq -2.0V$ for $t \leq t_{RC} / 2$. 6. Revised Data retention I_{DR} (max) : 3mA→1Ma 7. Add order information for lead free product	May.20,2003



Rev. 1.0

UTRON

UT61L12816

128K X 16 BIT HIGH SPEED CMOS SRAM

FEATURES

- Fast access time : 10/12/15ns
- CMOS Low operating power
Operating current :
260/240/220 mA (I_{cc} max.)
Standby current : 0.5 mA (typ.)
- Single 3.0V~3.6V power supply
- Operating temperature :
Commercial : 0°C~70°C
- All TTL compatible inputs and outputs
- Fully static operation
- Three state outputs
- Data retention voltage : 2V (min.)
- Data byte control : $\overline{LB}$ (I/O1~I/O8)
 $\overline{UB}$ (I/O9~I/O16)
- Package : 44-pin 400mil TSOP-II


GENERAL DESCRIPTION

The UT61L12816 is a 2,087,152-bit high speed CMOS static random access memory organized as 131,072 words by 16 bits. It is fabricated using high performance and high reliability CMOS technology.

The UT61L12816 operates from a single 3.0V ~ 3.6V power supply and all inputs and outputs are fully TTL compatible.

It is designed to allow lower and upper byte access by data byte control ($\overline{LB}$ 、 $\overline{UB}$).

FUNCTIONAL BLOCK DIAGRAM






Rev. 1.0

UTRON

UT61L12816

128K X 16 BIT HIGH SPEED CMOS SRAM

PIN CONFIGURATION



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
I/O1 - I/O16	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
$\overline{LB}$	Lower-Byte Control
$\overline{UB}$	Upper-Byte Control
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection

TRUTH TABLE

MODE	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O OPERATION		SUPPLY CURRENT
						I/O1-I/O8	I/O9-I/O16	
Standby	H	X	X	X	X	High - Z	High - Z	I_{SB}, I_{SB1}
	X	X	X	H	H	High - Z	High - Z	
Output Disable	L	H	H	L	X	High - Z	High - Z	I_{CC}
	L	H	H	X	L	High - Z	High - Z	
Read	L	L	H	L	H	D _{OUT}	High - Z	I_{CC}
	L	L	H	H	L	High - Z	D _{OUT}	
	L	L	H	L	L	D _{OUT}	D _{OUT}	
Write	L	X	L	L	H	D _{IN}	High - Z	I_{CC}
	L	X	L	H	L	High - Z	D _{IN}	
	L	X	L	L	L	D _{IN}	D _{IN}	

Note: H = V_{IH}, L = V_{IL}, X = Don't care.



Rev. 1.0

UTRON

UT61L12816

128K X 16 BIT HIGH SPEED CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to V_{SS}	V_{TERM}	-0.5 to 4.6	V
Operating Temperature	T_A	0 to 70	°C
Storage Temperature	T_{STG}	-65 to 150	°C
Power Dissipation	P_D	1	W
DC Output Current	I_{OUT}	50	mA
Soldering Temperature (under 10 secs)	T_{solder}	260	°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

DC ELECTRICAL CHARACTERISTICS ($T_A = 0^{\circ}\text{C}$ to 70°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Power Voltage	V_{CC}		3.0	3.3	3.6	V
Input High Voltage	V_{IH}^{*1}		2.0	-	$V_{CC}+0.3$	V
Input Low Voltage	V_{IL}^{*2}		-0.3	-	0.8	V
Input Leakage Current	I_{LI}	$V_{SS} \leq V_{IN} \leq V_{CC}$	-1	-	1	μA
Output Leakage Current	I_{LO}	$V_{SS} \leq V_{IO} \leq V_{CC}$; Output Disabled	-1	-	1	μA
Output High Voltage	V_{OH}	$I_{OH} = -4\text{mA}$	2.4	-	-	V
Output Low Voltage	V_{OL}	$I_{OL} = 8\text{mA}$	-	-	0.4	V
Operating Power Supply Current	I_{CC}	Cycle time=min, 100%duty, $I/O=0\text{mA}$, $\overline{CE}=V_{IL}$	-10	-	260	mA
			-12	-	240	mA
			-15	-	220	mA
Standby Current (TTL)	I_{SB}	$\overline{CE}=V_{IH}$, other pins $=V_{IL}$ or V_{IH}	-	1	3	mA
Standby Current (CMOS)	I_{SB1}	$\overline{CE}=V_{CC}-0.2\text{V}$, other pins at 0.2V or $V_{CC}-0.2\text{V}$	-	0.5	2	mA

Notes:

1. Overshoot : $V_{CC}+3.0\text{v}$ for pulse width less than 8ns.
2. Undershoot : $V_{SS}-3.0\text{v}$ for pulse width less than 8ns.
3. Overshoot and Undershoot are sampled, not 100% tested.



UTRON

Rev. 1.0

UT61L12816

128K X 16 BIT HIGH SPEED CMOS SRAM

CAPACITANCE (TA=25°C, f=1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C _{IN}	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L = 30pF, I _{OH} /I _{OL} = -4mA / 8mA

AC ELECTRICAL CHARACTERISTICS (T_A = 0°C to 70°C)

(1) READ CYCLE

PARAMETER	SYMBOL	UT61L12816-10		UT61L12816-12		UT61L12816-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t _{RC}	10	-	12	-	15	-	ns
Address Access Time	t _{AA}	-	10	-	12	-	15	ns
Chip Enable Access Time	t _{ACE}	-	10	-	12	-	15	ns
Output Enable Access Time	t _{OE}	-	5	-	6	-	7	ns
Chip Enable to Output in Low Z	t _{CLZ*}	3	-	3	-	3	-	ns
Output Enable to Output in Low Z	t _{OLZ*}	0	-	0	-	0	-	ns
Chip Disable to Output in High Z	t _{CHZ*}	-	5	-	6	-	7	ns
Output Disable to Output in High Z	t _{OHZ*}	-	5	-	6	-	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns
$\overline{\text{LB}}$, $\overline{\text{UB}}$ Access Time	t _{BA}	-	5	-	6	-	7	ns
$\overline{\text{LB}}$, $\overline{\text{UB}}$ to High-Z Output	t _{BHZ*}	-	5	-	6	-	7	ns
$\overline{\text{LB}}$, $\overline{\text{UB}}$ to Low-Z Output	t _{BLZ*}	0	-	0	-	0	-	ns

(2) WRITE CYCLE

PARAMETER	SYMBOL	UT61L12816-10		UT61L12816-12		UT61L12816-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t _{WC}	10	-	12	-	15	-	ns
Address Valid to End of Write	t _{AW}	8	-	9	-	10	-	ns
Chip Enable to End of Write	t _{CW}	8	-	9	-	10	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t _{WP}	8	-	9	-	10	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	6	-	7	-	8	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	0	-	ns
Output Active from End of Write	t _{OW*}	3	-	3	-	3	-	ns
Write to Output in High Z	t _{WHZ*}	-	5	-	6	-	7	ns
$\overline{\text{LB}}$, $\overline{\text{UB}}$ Valid to End of Write	t _{BW}	8	-	9	-	10	-	ns

*These parameters are guaranteed by device characterization, but not production tested.



Rev. 1.0


UTRON

UT61L12816


128K X 16 BIT HIGH SPEED CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 ($\overline{CE}$ and $\overline{OE}$ Controlled) (1,3,4,5)



Notes :

1. $\overline{WE}$ is high for read cycle.
2. Device is continuously selected $\overline{OE}$ =low, $\overline{CE}$ =low, $\overline{LB}$ or $\overline{UB}$ =low.
3. Address must be valid prior to or coincident with $\overline{CE}$ =low, $\overline{LB}$ or $\overline{UB}$ =low transition; otherwise t_{AA} is the limiting parameter.
4. t_{CLZ} , t_{BLZ} , t_{OLZ} , t_{CHZ} , t_{BHZ} and t_{OHZ} are specified with $C_L=5pF$. Transition is measured $\pm 500mV$ from steady state.
5. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .




Rev. 1.0


UTRON

UT61L12816
128K X 16 BIT HIGH SPEED CMOS SRAM

WRITE CYCLE 1 ($\overline{\text{WE}}$ Controlled) (1,2,3,5,6)



WRITE CYCLE 2 ($\overline{\text{CE}}$ Controlled) (1,2,5,6)






Rev. 1.0

UTRON

UT61L12816

128K X 16 BIT HIGH SPEED CMOS SRAM

WRITE CYCLE 3 ($\overline{\text{LB}}$, $\overline{\text{UB}}$ Controlled) (1,2,5,6)

Notes :

1. $\overline{\text{WE}}$, $\overline{\text{CE}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$ must be high during all address transitions.
2. A write occurs during the overlap of a low $\overline{\text{CE}}$, low $\overline{\text{WE}}$, $\overline{\text{LB}}$ or $\overline{\text{UB}}$ = low.
3. During a $\overline{\text{WE}}$ controlled write cycle with $\overline{\text{OE}}$ low, t_{WP} must be greater than $t_{\text{WHZ}} + t_{\text{DW}}$ to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\text{CE}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$ low transition occurs simultaneously with or after $\overline{\text{WE}}$ low transition, the outputs remain in a high impedance state.
6. t_{OW} and t_{WHZ} are specified with $C_L = 5\text{pF}$. Transition is measured $\pm 500\text{mV}$ from steady state.